TDM Conversion IC

Data Sheet

ADAU7002

Rev. B

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringementsof patentsorother

rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No

license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

©2013–2016 Analog Devices, Inc. All rights reserved.

Technical Support

www.analog.com

FEATURES

bit stream to pulse code modulation (PCM) audio data

Configurable TDM slots

I/O supply operation: 1.62 V to 3.6 V

64× output sample rate PDM clock

64×/128×/192×/256×/384×/512× output sample rate BCLK

Automatic BCLK ratio detection

Output sample rate: 4 kHz to 96 kHz

Automatic PDM CLK drive at 64× the sample rate

Automatic power down with BCLK removal

0.67 mA operating current at 48 kHz and 1.8 V IOVDD supply

Shutdown current: <1 μA

8-ball, 1.56 mm × 0.76 mm, 0.4 mm pitch WLCSP

Power-on reset

APPLICATIONS

Mobile computing

Portable electronics

Consumer electronics

GENERAL DESCRIPTION

The ADAU7002 converts a stereo PDM bit stream into a PCM

output. The source for the PDM data can be two microphones

or other PDM sources. The PCM audio data is output on a

The ADAU7002 is specified over the commercial temperature

range (−40°C to +85°C). It is available in a halide-free, 8-ball,

1.56 mm × 0.76 mm, wafer level chip scale package (WLCSP).

FUNCTIONAL BLOCK DIAGRAM

Figure 1.

PDM_CLK

CONFIG

GND

1.62V TO 3.6V

IOVDD

PDM_DAT

BCLK

LRCLK

SDATA

PDM

INPUT

PORT

DIGITAL

DECIMATION

FILTERING

ADAU7002

OUTPUT

PORT