数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TSS901EASC 数据表(PDF) 5 Page - ATMEL Corporation

部件名 TSS901EASC
功能描述  Tripple Point to Point IEEE 1355 High Speed Controller
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

TSS901EASC 数据表(HTML) 5 Page - ATMEL Corporation

  TSS901EASC Datasheet HTML 1Page - ATMEL Corporation TSS901EASC Datasheet HTML 2Page - ATMEL Corporation TSS901EASC Datasheet HTML 3Page - ATMEL Corporation TSS901EASC Datasheet HTML 4Page - ATMEL Corporation TSS901EASC Datasheet HTML 5Page - ATMEL Corporation TSS901EASC Datasheet HTML 6Page - ATMEL Corporation TSS901EASC Datasheet HTML 7Page - ATMEL Corporation TSS901EASC Datasheet HTML 8Page - ATMEL Corporation TSS901EASC Datasheet HTML 9Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 31 page
background image
5
TSS901E
Rev. C – 24-Aug-01
TSS901E Control by Link A feature of the TSS901E is the possibility to control the TSS901E not only via HOCI but
via one of the three links. This allows to use the TSS901E in systems without a local
controller (µController, FPGA etc.). Since the HOCI is no longer used in this operation
mode, it is instead available as a set of general purpose I/O (GPIO) lines.
Wormhole Routing
The TSS901E introduces a wormhole routing function similar to the routing implemented
in the ST-Microelectronics C104 routing switch. Each of the three links and the
TSS901E itself can be assigned an eight bit address. When routing is enabled in the
TSS901E, the first byte of a packet will be interpreted as the address destination byte,
analysed and removed from the packet (header deletion). If this address matches one of
the two other link addresses or the TSS901E address assigned previously, the packet
will be automatically forwarded to this link or the FIFO of the TSS901E. If the header
byte does not match a link address, the packet will be written to the internal FIFO as well
and an error interrupt (maskable) will be raised.
PPU Functional
Description
Since the Protocol Processing Unit (PPU) determines a major part of the TSS901E func-
tionality, the principal blocks of the PPU and their function are described here. This
functionality is provided for every DS link channel of the TSS901E.
Protocol Execution Unit: This unit serves as the main controller of the PPU block.
It receives the tokens from the DS macrocell and interprets (in protocol mode) the
four header data characters received after an EOP1/EOP2 control character. If the
address field matches the link channel address and the command field contains a
valid command then forwarding of data into the receive FIFO is enabled. If the
command field contains a "simple control command" then the execution request is
forwarded to the command execution unit.
The protocol execution unit also enables forwarding of header data characters to
the acknowledge generator and provides an error signal in case of address mis-
match, wrong commands or disabled safety critical "simple control commands".
The protocol execution unit is disabled in "transparent" or “wormhole routing” opera-
tion mode.
Receive, Transmit, Acknowledge: The transmit and receive FIFOs decouple the
DS link related operations from the TSS901E related operations in all modes and
such allows to keep the speed of the different units even when the source or sink of
data is temporarily blocked.
In the protocol mode a further FIFO (acknowledge FIFO) is used to decouple send-
ing of acknowledges from receiving new data when the transmit path is currently
occupied by a running packet transmission.
Command Execution Unit: This unit performs activating resp. deactivating of the
CPU reset and the specific external signals and provides the capability to reset one
or all links inside the TSS901E, all actions requested by the decoded commands
from the protocol execution unit.
The unit contains a register controlling the enable/disable state of safety critical
commands which is set into the 'enable' state upon command request and which is
reset after a safety critical command has been executed.
The CPU reset and the specific external signals are forwarded to the Protocol Com-
mand Interface (PRCI).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com