| 数据搜索系统,热门电子元器件搜索 |
|
AM6548 数据表(PDF) 60 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM6548 数据表(HTML) 60 Page - Texas Instruments |
|
60 / 299 page ![]() 60 AM6548, AM6528, AM6546 AM6526, AM6527 SPRSP08E – NOVEMBER 2017 – REVISED OCTOBER 2018 www.ti.com Submit Documentation Feedback Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527 Terminal Configuration and Functions Copyright © 2017–2018, Texas Instruments Incorporated 4.3.2 CAL 4.3.2.1 MAIN Domain Table 4-5. CSI0 Signal Descriptions SIGNAL NAME [1] DESCRIPTION [2] PIN TYPE [3] BALL [4] CSI0_RXN0 CSI Differential Receive Input (positive) I G28 CSI0_RXN1 CSI Differential Receive Input (positive) I H27 CSI0_RXN2 CSI Differential Receive Input (positive) I F26 CSI0_RXN3 CSI Differential Receive Input (positive) I H25 CSI0_RXN4(1) CSI Differential Receive Input (positive) I G24 CSI0_RXP0 CSI Differential Receive Input (negative) I F28 CSI0_RXP1 CSI Differential Receive Input (negative) I G27 CSI0_RXP2 CSI Differential Receive Input (negative) I G26 CSI0_RXP3 CSI Differential Receive Input (negative) I G25 CSI0_RXP4(1) CSI Differential Receive Input (negative) I F24 (1) Line 4 (position 5) supports only data. For more information, see CAL Subsystem of the device TRM. Table 4-6. VIN0 Signal Descriptions SIGNAL NAME [1] DESCRIPTION [2] PIN TYPE [3] BALL [4] VIN0_HD Video Input Horizontal Sync I P23 VIN0_PCLK Video Input Pixel Clock I R28 VIN0_VD Video Input Vertical Sync I R23 VIN0_DATA0 Video Input Data 0 I N23 VIN0_DATA1 Video Input Data 1 I M26 VIN0_DATA2 Video Input Data 2 I P28 VIN0_DATA3 Video Input Data 3 I P27 VIN0_DATA4 Video Input Data 4 I N26 VIN0_DATA5 Video Input Data 5 I N25 VIN0_DATA6 Video Input Data 6 I P24 VIN0_DATA7 Video Input Data 7 I R27 VIN0_DATA8 Video Input Data 8 I T24 VIN0_DATA9 Video Input Data 9 I T23 VIN0_DATA10 Video Input Data 10 I R25 VIN0_DATA11 Video Input Data 11 I T27 VIN0_DATA12 Video Input Data 12 I M27 VIN0_DATA13 Video Input Data 13 I M23 VIN0_DATA14 Video Input Data 14 I M28 VIN0_DATA15 Video Input Data 15 I M24 4.3.3 CPSW2G 4.3.3.1 MCU Domain Table 4-7. CPSW2G0 Signal Descriptions SIGNAL NAME [1] DESCRIPTION [2] PIN TYPE [3] BALL [4] MCU_CPTS0_RFT_CLK CPTS Reference Clock I AB3 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |