AT89C5131A-RDTIL datasheet(14/184 Pages) ATMEL

14 / 184 page

AT89C5131A-L

4338F–USB–08/07

Figure 8. Crystal Connection

PLL

PLL Description

The AT89C5131A-L PLL is used to generate internal high frequency clock (the USB

Clock) synchronized with an external low-frequency (the Peripheral Clock). The PLL

clock is used to generate the USB interface clock. Figure 9 shows the internal structure

of the PLL.

The PFLD block is the Phase Frequency Comparator and Lock Detector. This block

makes the comparison between the reference clock coming from the N divider and the

reverse clock coming from the R divider and generates some pulses on the Up or Down

signal depending on the edge position of the reverse clock. The PLLEN bit in PLLCON

in PLLCON register (see Figure 9) is set.

The CHP block is the Charge Pump that generates the voltage reference for the VCO by

injecting or extracting charges from the external filter connected on PLLF pin (see

Figure 10). Value of the filter components are detailed in the Section “DC

Characteristics”.

The VCO block is the Voltage Controlled Oscillator controlled by the voltage VREF pro-

duced by the charge pump. It generates a square wave signal: the PLL clock.

Figure 9. PLL Block Diagram and Symbol

Figure 10. PLL Filter Connection

The typical values are: R = 100 Ω, C1 = 10 nf, C2 = 2.2 nF.

VSS

PLLEN

PLLCON.1

N3:0

N divider

R divider

VCO

USB Clock

USBclk

OSC

clk

(

)

-----------------------------------------------

OSC

CLOCK

PFLD

PLOCK

PLLCON.0

PLLF

CHP

Vref

Down

R3:0

USB

CLOCK

USB Clock Symbol

VSS

PLLF

VSS

AT89C5131A-RDTIL 数据表(PDF) 14 Page - ATMEL Corporation

AT89C5131A-RDTIL 数据表(HTML) 14 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载