数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT89C5131A-RDTIL 数据表(PDF) 17 Page - ATMEL Corporation

部件名 AT89C5131A-RDTIL
功能描述  8-bit Flash Microcontroller with Full Speed USB Device
PDF  184 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT89C5131A-RDTIL 数据表(HTML) 17 Page - ATMEL Corporation

Back Button AT89C5131A-RDTIL Datasheet HTML 13Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 14Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 15Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 16Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 17Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 18Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 19Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 20Page - ATMEL Corporation AT89C5131A-RDTIL Datasheet HTML 21Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 184 page
background image
17
AT89C5131A-L
4338F–USB–08/07
Table 15. CKCON1 (S:AFh)
Clock Control Register 1
Reset Value = 0000 0000b
Table 16. PLLCON (S:A3h)
PLL Control Register
Reset Value = 0000 0000b
Table 17. PLLDIV (S:A4h)
PLL Divider Register
Reset Value = 0000 0000
7
6
5
4
3
2
1
0
-
-
-
-
-
-
-
SPIX2
Bit Number
Bit
Mnemonic Description
7-1
-
Reserved
The value read from this bit is always 0. Do not set this bit.
0
SPIX2
SPI Clock
This control bit is validated when the CPU clock X2 is set. When X2 is low,
this bit has no effect.
Clear to select 6 clock periods per peripheral clock cycle.
Set to select 12 clock periods per peripheral clock cycle.
7
6
5
4
3
2
1
0
-
-
-
-
-
EXT48
PLLEN
PLOCK
Bit Number
Bit
Mnemonic Description
7-3
-
Reserved
The value read from this bit is always 0. Do not set this bit.
2
EXT48
External 48 MHz Enable Bit
Set this bit to bypass the PLL and disable the crystal oscillator.
Clear this bit to select the PLL output as USB clock and to enable the crystal
oscillator.
1
PLLEN
PLL Enable Bit
Set to enable the PLL.
Clear to disable the PLL.
0
PLOCK
PLL Lock Indicator
Set by hardware when PLL is locked.
Clear by hardware when PLL is unlocked.
7
6
5
4
3
2
1
0
R3
R2
R1
R0
N3
N2
N1
N0
Bit Number
Bit
Mnemonic Description
7-4
R3:0
PLL R Divider Bits
3-0
N3:0
PLL N Divider Bits



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com