AT89C5131A-RDTIL datasheet(29/184 Pages) ATMEL

29 / 184 page

AT89C5131A-L

4338F–USB–08/07

Figure 16. Flash Memory Architecture

FM0 Memory Architecture

The Flash memory is made up of 4 blocks (see Figure 16):

The memory array (user space) 32 Kbytes

The Extra Row

The Hardware security bits

The column latch registers

User Space

This space is composed of a 32 Kbytes Flash memory organized in 256 pages of 128

bytes. It contains the user’s application code.

Extra Row (XRow)

This row is a part of FM0 and has a size of 128 bytes. The extra row contains informa-

tion for bootloader usage. (see Table 39.Software Registers, page 39)

Hardware Security Space

The hardware security space is a part of FM0 and has a size of 1 byte.

The 4 MSB can be read/written by software. The 4 LSB can only be read by software

and written by hardware in parallel mode.

Column Latches

The column latches, also part of FM0, have a size of full page (128 bytes).

The column latches are the entrance buffers of the three previous memory locations

(user array, XRow and Hardware security byte).

Overview of FM0

Operations

The CPU interfaces to the Flash memory through the FCON register and AUXR1

These registers are used to:

•

Map the memory spaces in the adressable space

•

Launch the programming of the memory spaces

•

Get the status of the Flash memory (busy/not busy)

•

Select the Flash memory FM0/FM1.

Mapping of the Memory Space By default, the user space is accessed by MOVC instruction for read only. The column

latches space is made accessible by setting the FPS bit in FCON register. Writing is

possible from 0000h to 7FFFh, address bits 6 to 0 are used to select an address within a

page while bits 14 to 7 are used to select the programming address of the page.

Setting this bit takes precedence on the EXTRAM bit in AUXR register.

7FFFh

32 Kbytes

Flash Memory

FM0

0000h

Hardware Security (1 Byte)

Column Latches (128 Bytes)

User Space

Extra Row (128 Bytes)

3 Kbytes

Flash Memory

FM1

Boot Space

FFFFh

F400h

FM1 mapped between FFFFh and

F400h when bit ENBOOT is set in

AUXR1 register

AT89C5131A-RDTIL 数据表(PDF) 29 Page - ATMEL Corporation

AT89C5131A-RDTIL 数据表(HTML) 29 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载