74FCT16952CTPVG datasheet(6/7 Pages) IDT

6 / 7 page

INDUSTRIALTEMPERATURERANGE

IDT74FCT16952AT/CT/ET

FASTCMOS16-BITREGISTEREDTRANSCEIVER

Pulse

Generator

D.U.T.

V CC

VIN

VOUT

50pF

500

7.0V

1.5V

DATA

INPUT

TIMING

INPUT

ASYNCHRONOUS CONTROL

PRESET

CLEAR

ETC.

SYNCHRONOUS CONTROL

tSU

tREM

tSU

PRESET

CLEAR

CLOCK ENABLE

ETC.

HIGH-LOW-HIGH

PULSE

LOW-HIGH-LOW

PULSE

1.5V

SAME PHASE

INPUT TRANSITION

1.5V

VOH

tPLH

OUTPUT

OPPOSITE PHASE

INPUT TRANSITION

1.5V

tPLH

tPHL

VOL

CONTROL

INPUT

1.5V

3.5V

OUTPUT

NORMALLY

LOW

OUTPUT

NORMALLY

HIGH

SWITCH

CLOSED

SWITCH

OPEN

VOL

0.3V

tPLZ

tPZL

tPZH

tPHZ

3.5V

1.5V

ENABLE

DISABLE

VOH

T EST CI RCU I T S AN D WAV EFORM S

Propagation Delay

Test Circuits for All Outputs

Enable and Disable Times

Set-up, Hold, and Release Times

Pulse Width

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

2. Pulse Generator for All Pulses: Rate

≤ 1.0MHz; tF ≤ 2.5ns; tR ≤ 2.5ns.

Test

Switch

Open Drain

Disable Low

Closed

Enable Low

All Other Tests

Open

SWI TCH POSI T I ON

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

74FCT16952CTPVG 数据表(PDF) 6 Page - Integrated Device Technology

74FCT16952CTPVG 数据表(HTML) 6 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7

数据表下载

链接网址

74FCT16952CTPVG 数据表(PDF) 6 Page - Integrated Device Technology

74FCT16952CTPVG 数据表(HTML) 6 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7

数据表 下载

链接网址

数据表下载