数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CF52012 数据表(PDF) 40 Page - Intel Corporation

部件名 CF52012
功能描述  Quad-Serial Configuration
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTEL [Intel Corporation]
网页  http://www.intel.com
标志 INTEL - Intel Corporation

CF52012 数据表(HTML) 40 Page - Intel Corporation

Back Button CF52012 Datasheet HTML 36Page - Intel Corporation CF52012 Datasheet HTML 37Page - Intel Corporation CF52012 Datasheet HTML 38Page - Intel Corporation CF52012 Datasheet HTML 39Page - Intel Corporation CF52012 Datasheet HTML 40Page - Intel Corporation CF52012 Datasheet HTML 41Page - Intel Corporation CF52012 Datasheet HTML 42Page - Intel Corporation CF52012 Datasheet HTML 43Page - Intel Corporation CF52012 Datasheet HTML 44Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 48 page
background image
Memory Array Organization on page 7
1.8. Power Mode
EPCQ devices support active and standby power modes. When the nCS signal is low,
the device is enabled and is in active power mode. The FPGA is configured while the
EPCQ device is in active power mode. When the nCS signal is high, the device is
disabled but remains in active power mode until all internal cycles are completed, such
as write or erase operations. The EPCQ device then goes into standby power mode.
The ICC1 and ICC0 parameters list the VCC supply current when the device is in active
and standby power modes.
1.9. Timing Information
Note:
The values in the following tables are finalized for EPCQ16, EPCQ32, EPCQ64,
EPCQ128, EPCQ256, and EPCQ512/A devices.
Related Information
Summary of Operation Codes on page 29
1.9.1. Write Operation Timing
Figure 22.
Write Operation Timing Diagram
DATA0
nCS
DCLK
DATA
tNCSH
tNCSSU
tDSU
tDH
tCL
tCH
tCSH
Bitn
Bitn- 1
Bit 0
High Impedance
Table 33.
Write Operation Parameters
Symbol
Parameter
Min
Typical
Max
Unit
fWCLK
Write clock frequency (from the FPGA,
download cable, or embedded processor) for
write enable, write disable, read status, read
device identification, write bytes, erase bulk,
and erase sector operations for all devices
except EPCQ512/A
108
MHz
Write clock frequency (from the FPGA,
download cable, or embedded processor) for
write enable, write disable, read status, read
device identification, write bytes, erase bulk,
and erase sector operations for EPCQ512/A
133
MHz
tCH (19)
DCLK
high time for all devices except
EPCQ512/A
4
ns
continued...
1. Quad-Serial Configuration (EPCQ) Devices Datasheet
CF52012 | 2018.06.01
Quad-Serial Configuration (EPCQ) Devices Datasheet
40



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com