数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

NUC505-YO2Y 数据表(PDF) 9 Page - Nuvoton Technology Corporation

部件名 NUC505-YO2Y
功能描述  ARM짰 Cortex짰-M4 32-bit Microcontroller
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NUVOTON [Nuvoton Technology Corporation]
网页  http://www.nuvoton.com
标志 NUVOTON - Nuvoton Technology Corporation

NUC505-YO2Y 数据表(HTML) 9 Page - Nuvoton Technology Corporation

Back Button NUC505-YO2Y Datasheet HTML 5Page - Nuvoton Technology Corporation NUC505-YO2Y Datasheet HTML 6Page - Nuvoton Technology Corporation NUC505-YO2Y Datasheet HTML 7Page - Nuvoton Technology Corporation NUC505-YO2Y Datasheet HTML 8Page - Nuvoton Technology Corporation NUC505-YO2Y Datasheet HTML 9Page - Nuvoton Technology Corporation NUC505-YO2Y Datasheet HTML 10Page - Nuvoton Technology Corporation NUC505-YO2Y Datasheet HTML 11Page - Nuvoton Technology Corporation NUC505-YO2Y Datasheet HTML 12Page - Nuvoton Technology Corporation NUC505-YO2Y Datasheet HTML 13Page - Nuvoton Technology Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 130 page
background image
NUC505
July. 26, 2018
Page 9 of 130
Rev.1.08
2
FEATURES
NUC505 Features
2.1
Core
ARM
® Cortex® -M4F core running up to 100 MHz
Supports DSP extension with hardware divider
Supports IEEE 754 compliant Floating Point Unit (FPU)
Supports Memory Protection Unit (MPU)
One 24-bit system timer
Supports Power-down mode by WFI and WFE instructions
Single-cycle 32-bit hardware multiplier
Supports programmable 16 level priorities of Nested Vectored Interrupt Controller
(NVIC)
Supports programmable mask-able interrupts
Boots from SPI Flash Memory or USB Device
SRAM Memory
128 KB embedded SRAM with zero-wait state
Supports byte-, half-word- and word-access
SPI Memory Interface Controller
Supports external SPI Flash memory
Supports code protection
Supports DMA mode for code transfer from SPI Flash memory to SRAM
Supports CPU direct read from SPI Flash memory.
Supports standard (1-bit), dual (2-bit), and quad (4-bit) I/O transfer mode
Supports general SPI master interface protocol
Embedded SPI Flash
512 KB/ 2 MB SPI Flash
Configurable program code/data allocation
Supports 2-wired ICP update through SWD/ICE interface
Supports ISP update
Supports standard (1-bit), dual (2-bit), and quad (4-bit) I/O transfer mode
Supports 100 MHz clock for standard I/O transfer mode
Supports 80 MHz clock for dual and quad I/O transfer mode
Security for code protection
128-bit key for code protection against pirating
Up to 15 times programming of the key
Clock Control
Built-in 32.768 kHz internal low speed RC oscillator (LIRC) for RTC function,



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com