数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

NUC505-YO2Y 数据表(PDF) 95 Page - Nuvoton Technology Corporation

部件名 NUC505-YO2Y
功能描述  ARM짰 Cortex짰-M4 32-bit Microcontroller
PDF  130 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NUVOTON [Nuvoton Technology Corporation]
网页  http://www.nuvoton.com
标志 NUVOTON - Nuvoton Technology Corporation

NUC505-YO2Y 数据表(HTML) 95 Page - Nuvoton Technology Corporation

Back Button NUC505-YO2Y Datasheet HTML 91Page - Nuvoton Technology Corporation NUC505-YO2Y Datasheet HTML 92Page - Nuvoton Technology Corporation NUC505-YO2Y Datasheet HTML 93Page - Nuvoton Technology Corporation NUC505-YO2Y Datasheet HTML 94Page - Nuvoton Technology Corporation NUC505-YO2Y Datasheet HTML 95Page - Nuvoton Technology Corporation NUC505-YO2Y Datasheet HTML 96Page - Nuvoton Technology Corporation NUC505-YO2Y Datasheet HTML 97Page - Nuvoton Technology Corporation NUC505-YO2Y Datasheet HTML 98Page - Nuvoton Technology Corporation NUC505-YO2Y Datasheet HTML 99Page - Nuvoton Technology Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 130 page
background image
NUC505
July. 26, 2018
Page 95 of 130
Rev.1.08
I
2C Serial Interface Controller (Master/Slave)
6.11
6.11.1 Overview
I
2C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data
exchange between devices. The I
2C standard is a true multi-master bus including collision
detection and arbitration that prevents data corruption if two or more masters attempt to control
the bus simultaneously.
Data is transferred between a Master and a Slave synchronously to SCL on the SDA line on a
byte-by-byte basis. Each data byte is 8-bit long. There is one SCL clock pulse for each data bit
with the MSB being transmitted first. An acknowledge bit follows each transferred byte. Each bit is
sampled during the high period of SCL; therefore, the SDA line may be changed only during the
low period of SCL and must be held stable during the high period of SCL. A transition on the SDA
line while SCL is high is interpreted as a command (START or STOP). Please refer to the
following figure for more details about I
2C Bus Timing.
STOP
SDA
SCL
START
Repeated
START
STOP
Figure 6.11-1 I
2C Bus Timing
The device on-chip I
2C logic provides the serial interface that meets the I2C bus standard mode
specification. The I
2C port handles byte transfers autonomously. To enable this port, the bit
I2CEN (I2C_CTL[6]) should be set to '1'. The I
2C H/W interfaces to the I2C bus via two pins: SDA
and SCL. Pull up resistor is needed for I
2C operation as these are open drain pins. When the I/O
pins are used as I
2C port, user must set the pins function to I2C in advance.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com