MPC7445 datasheet(30/64 Pages) FREESCALE

30 / 64 page

MPC7455 RISC Microprocessor Hardware Specifications, Rev. 4.1

Freescale Semiconductor

Electrical and Thermal Characteristics

Figure 12 shows the L3 bus timing diagrams for the MPC7455 interfaced to PB2 or late write SRAMs.

Figure 12. L3 Bus Timing Diagrams for Late Write or PB2 SRAMs

5.2.5

IEEE 1149.1 AC Timing Specifications

Table 14 provides the IEEE 1149.1 (JTAG) AC timing specifications as defined in Figure 14 through Figure 17.

Table 14. JTAG AC Timing Specifications (Independent of SYSCLK) 1

At recommended operating conditions. See Table 4.

Parameter

Symbol

Min

Max

Unit

Notes

TCK frequency of operation

fTCLK

33.3

MHz

TCK cycle time

t TCLK

—

TCK clock pulse width measured at 1.4 V

tJHJL

—

TCK rise and fall times

tJR and tJF

TRST assert time

tTRST

—

Input setup times:

Boundary-scan data

TMS, TDI

tDVJH

tIVJH

—

Input hold times:

Boundary-scan data

TMS, TDI

tDXJH

tIXJH

—

L3_ECHO_CLK[0,2]

L3 Data and Data

VM = Midpoint Voltage (GVDD/2)

tL3DVEH

tL3DXEH

Parity Inputs

L3_CLK[0,1]

ADDR, L3_CNTL

tL3CHOV

tL3CHOX

L3DATA WRITE

tL3CHDZ

Outputs

Inputs

L3_ECHO_CLK[1,3]

tL3CHDV

tL3CHDX

tL3CHOZ

MPC7445 数据表(PDF) 30 Page - Freescale Semiconductor, Inc

MPC7445 数据表(HTML) 30 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载