GD9FS1G8F2AMG datasheet(16/55 Pages) GIGADEVICE

部件名	GD9FS1G8F2AMG

功能描述	Single level cell technology

PDF	55 Pages

Scroll/Zoom	100%

制造商	GIGADEVICE [GigaDevice Semiconductor (Beijing) Inc.]

网页	http://www.gigadevice.com/

标志

16 / 55 page

GD9Fx1GxF2A

7.3 Data Input Cycle

Data Input bus operation allows to feed to the device the data to be programmed. The data insertion is serially and timed

by the Write Enable cycles. Data are accepted only with Chip Enable low, Address Latch Enable low, Command Latch

Enable low, Read Enable High, and Write Protect High and latched on the rising edge of Write Enable.

DIN0

CLE

CE#

ALE

WE#

I/Ox

tCLS

tCS

tALS

tWC

tWP

tWH

tALH

tCH

tCLH

DIN1

DINn

tCH

tDS

tDH

Figure 11: Data Input Cycle figures

7.4 Data Output Cycle

Data Output bus operation allows to output data from the device. The data output cycle is serially and timed by the Read

Enable cycles.

Data output may be used with CE# don’t care. However, if CE# don’t care is used tCEA and tCOH timing

requirements shall be met by the host.

DOUT0

DOUT1

DOUTn

tRR

tCEA

tRP

tREH

tRHOH

tCOH

tCHZ

CE#

RE#

R/B#

I/Ox

tRC

tRHZ

tREA

tRHZ

Figure 12_a: Data Output Cycle figures

GD9FS1G8F2AMG 数据表(PDF) 16 Page - GigaDevice Semiconductor (Beijing) Inc.

GD9FS1G8F2AMG 数据表(HTML) 16 Page - GigaDevice Semiconductor (Beijing) Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

数据表下载