TC9204-DS-R05 datasheet(42/49 Pages) ETC1

42 / 49 page

TC9204M

Preliminary Data Sheet

10.4

Writing / Reading PHY management registers via EEPROM interface

The following set of registers allows read/write operations through MDIO interface for direct managing of

physical layer devices. This feature is available through virtual EEPROM mode.

10.4.1

Data Write Register

Confidential.

42/49

July 29, 2003

TC9204M-DS-R05

- Address: 70h, 71h

7 6 5 4 3 2 1 0

DataW riteReg

DataWriteReg

15 14 13 12 11 10 9 8

Bit(s)

Field

Description

15 - 0

DataWriteReg

MDIO Data Write Register

DataWriteReg

– Contains a 16 bit data word used to write a PHY management register.

10.4.2

Physical Layer Device Address Register

- Address: 72h

7 6 5 4 3 2 1 0

DeviceAddress(4-0)

not used

PhyAddress

Bit(s)

Field

Description

4 – 0

DeviceAddress

Physical layer device address register

7 – 5

not used

DeviceAddress

– Contains a 5 bit word used as device address in MDIO operations.

TC9204-DS-R05 数据表(PDF) 42 Page - List of Unclassifed Manufacturers

TC9204-DS-R05 数据表(HTML) 42 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

数据表下载

链接网址

TC9204-DS-R05 数据表(PDF) 42 Page - List of Unclassifed Manufacturers

TC9204-DS-R05 数据表(HTML) 42 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

数据表 下载

链接网址

数据表下载