TMS320DM643 datasheet(21/160 Pages) TI

21 / 160 page

www.ti.com

2.5.2

Signal Groups Description

TRST

GP0[7]/EXT_INT7(B)

IEEE Standard

1149.1

(JTAG)

Emulation

Reserved

Reset and

Interrupts

Control/Status

TDI

TDO

TMS

TCK

EMU0

EMU1

NMI

GP0[6]/EXT_INT6(B)

GP0[5]/EXT_INT5(B)

GP0[4]/EXT_INT4(B)

RESET

RSV22

RSV21

Clock/PLL

CLKIN

CLKMODE1

CLKMODE0

PLLV

EMU2

EMU3

EMU4

EMU5

GP0

General-Purpose Input/Output 0 (GP0) Port

GP0[7]/EXT_INT7(B)

GP0[6]/EXT_INT6(B)

GP0[5]/EXT_INT5(B)

GP0[4]/EXT_INT4(B)

GP0[3]

CLKOUT6/GP0[2](A)

CLKOUT4/GP0[1](A)

GP0[0]

CLKOUT6/GP0[2](A)

CLKOUT4/GP0[1](A)

EMU6

EMU7

EMU8

EMU9

EMU10

GP0[15]

GP0[14]

GP0[13]

GP0[12]

GP0[11]

GP0[10]

GP0[9]

VDAC/GP0[8]

RSV23

EMU11

Peripheral

Control/Status

TOUT0/MAC_EN

RSV01

RSV00

RSV02

A. These pins are muxed with the GP0 pins and by default these signals function as clocks (CLKOUT4 or CLKOUT6). To use these muxed

pins as GPIO signals, the appropriate GPIO register bits (GPxEN and GPxDIR) must be properly enabled and configured. For more

details, see the Device Configurations section of this data sheet.

B. These pins are GP0 pins that can also function as external interrupt sources (EXT_INT[7:4]). Default after reset is EXT_INTx or GPIO as

input-only.

TMS320DM643

Video/Imaging Fixed-Point Digital Signal Processor

SPRS269A – FEBRUARY 2005 – REVISED APRIL 2005

Figure 2-7. CPU and Peripheral Signals

Device Overview

TMS320DM643 数据表(PDF) 21 Page - Texas Instruments

TMS320DM643 数据表(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载