CS61318 datasheet(15/28 Pages) CIRRUS

15 / 28 page

CS61318

DS441PP2

Reading the control/status registers returns their

current status or setting. Control Register 1 (0x10))

outputs the status of NLOOP and LOS. Additional-

ly, 5, 6, and 7 encoded as shown in Tables 3.

2.12

Interrupts

An interrupt will occur (INT pulls low) in response

to a change in the LOS, AIS or NLOOP bits. The

interrupt is cleared when the host processor writes

a “1” to the respective bit in the control register.

Writing a “1” to LOS or NLOOP over the serial in-

terface has three effects:

The current interrupt on the serial interface

will be cleared. (Note that simply reading the

Output data bits 5, 6 and 7 will be reset as ap-

propriate.

Interrupts for the corresponding LOS and

NLOOP will be prevented from occurring.

Writing a “0” to either LOS or NLOOP enables the

corresponding interrupt for LOS and NLOOP.

2.13

Power On Reset / Reset

Upon power-up, the IC is held in a static state until

the supply crosses a threshold of approximately

3 Volts. When this threshold is crossed, the device

will delay for about 10 ms to allow the power sup-

ply to reach operating voltage. After this delay, cal-

ibration of the transmit and receive sections

commences. Because power up conditions can vary

considerably, it is recommended that the device be

reset after the power supply has stabilized to ensure

a known initial operational condition.

The internal frequency generators can be calibrated

only if a reference clock is present. The reference

clock for the transmitter is provided by TCLK. The

reference for the receiver is either the crystal oscil-

lator or MCLK. If both the oscillator and MCLK

are active, MCLK will be used as the reference

source. The initial calibration should take less than

20 ms after pulses are input to the receiver.

In operation, the device is continuously calibrated,

making the performance of the device independent

of power supply or temperature variations. The

continuous calibration function forgoes any re-

quirement to reset the line interface when in opera-

tion. However, a reset function is available which

will reinitiate calibration and clear all registers and

clear the Network Loopback function.

In Host Mode, a reset is initiated by simultaneously

writing RLOOP and LLOOP to the register. The re-

set will set all registers to “0” and initiate a calibra-

tion. A reset will also set LOS high in the Short

Haul configuration.

In Hardware Mode, the CS61318 is reset by simul-

taneously setting RLOOP and LLOOP high for at

least 200 ns. Hardware reset will clear Network

Loopback functionality

2.14

Power Supply

The device operates from a single +5 Volt supply.

Separate pins for transmit and receive supplies pro-

vide internal isolation. These pins should be decou-

Table 3. Control Register 1 (0x10) Decoding

Bits

Status Mode

765

0 Reset has occurred, or no program input

001 RLOOP active

0 LLOOP active

1 LOS has changed state since last Clear

LOS occurred

100 TAOS active

1 NLOOP has changed state since last

Clear NLOOP occurred

0 TAOS and LLOOP active

1 LOS and NLOOP have both changed

state since last Clear NLOOP and Clear

LOS

CS61318 数据表(PDF) 15 Page - Cirrus Logic

CS61318 数据表(HTML) 15 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28

数据表下载