HPC-DEV-IBMC datasheet(10/30 Pages) NSC

10 / 30 page

Pin Descriptions

IO PORTS

Port A is a 16-bit multiplexed addressdata bus used for

accessing external program and data memory Four associ-

ated bus control signals are available on port B The Ad-

dress Latch Enable (ALE) signal is used to provide timing to

demultiplex the bus Reading from and writing to external

memory are signalled by RD and WR respectively External

memory can be addressed as either bytes or words with the

decoding controlled by two lines Bus High Byte enable

(HBE) and AddressData Line 0 (A0)

Port B is a 16-bit port with 12 bits of bidirectional IO Pins

B10 B11 B12 and B15 are the control bus signals for the

addressdata bus Port B may also be configured via a func-

tion register BFUN to individually allow each bidirectional

IO pin to have an alternate function

TDX

UART Data Output

CFLG1

Closing Flag Output for HDLC

Transmitter

CKX

UART Clock (Input or Output)

T2IO

Timer2 IO Pin

T3IO

Timer3 IO Pin

MICROWIREPLUS Output

MICROWIREPLUS Clock (Input or

Output)

HLDA

Hold Acknowledge Output

TS0

Timer Synchronous Output

TS1

Timer Synchronous Output

B10

ALE

Address Latch Enable Output for

AddressData Bus

B11

AddressData Bus Write Output

B12

HBE

High Byte Enable Output for Address

Data Bus also 8-Bit Mode Strap Input

on Reset

B13

TS2

Timer Synchronous Output

B14

TS3

Timer Synchronous Output

B15

AddressData Bus Read Output

When operating in the extended memory addressing mode

four bits of port B can be used as follows

BS0

Memory bank switch output 0 (LSB)

BS1

Memory bank switch output 1

B13

BS2

Memory bank switch output 2

B14

BS3

Memory bank switch output 3 (MSB)

Port I is an 8-bit input port that can be read as general

purpose inputs and can also be used for the following func-

tions

HCK2

HLDC

2 Clock Input

NMI

Nonmaskable Interrupt Input

INT2

Maskable InterruptInput Capture

INT3

Maskable InterruptInput Capture

INT4RDY Maskable InterruptInput Capture

Ready Input

MICROWIREPLUS Data Input

RDX

UART Data Input

HCK1

HDLC

1 Clock and Serial Decoder

Clock Input

Port D is an 8-bit input port that can be read as general

purpose inputs and can also be used for the following func-

tions

REN1FS

Receiver

1 EnableSerial Decoder

RHCK1

Frame Sync InputReceiver

1 Clock

Input

TEN1

Transmitter

1 Enable Input

REN2

Receiver

2 Enable InputReceiver

RHCK2

2 Clock Input

TEN2

Transmitter

2 Enable Input

RX1

Receiver

1 Data Input

TX1

Transmitter

1 Data Output

RX2

Receiver

2 Data Input

TX2

Transmitter

2 Data Output

Note

Any of these pins can be read by software Therefore unused func-

tions can be used as general purpose inputs notably external enable

lines when the internal serial decoder is used

Port R is an 8-bit bidirectional IO port available for general

purpose IO operations Port R has a direction register to

enable each separate pin to be individually defined as an

input or output It has a data register which contains the

value to be output In addition the Port R pins can be read

directly using the Port R pins address

HPC-DEV-IBMC 数据表(PDF) 10 Page - National Semiconductor (TI)

HPC-DEV-IBMC 数据表(HTML) 10 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

数据表下载

链接网址

HPC-DEV-IBMC 数据表(PDF) 10 Page - National Semiconductor (TI)

HPC-DEV-IBMC 数据表(HTML) 10 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

数据表 下载

链接网址

数据表下载