ST92195D datasheet(67/249 Pages) STMICROELECTRONICS

67 / 249 page

67/249

ST92195C/D - TIMING AND CLOCK CONTROLLER

5.2 REGISTER DESCRIPTION

MAIN CLOCK CONTROL REGISTER (MCCR)

R253 - Read/ Write

Reset value: 0000 0000 (00h)

The HALT mode forces the register to its initializa-

tion state.

Bit 7 = FMEN.

Frequency Multiplier Enable bit.

0: FM disabled (reset state), low-power consump-

tion mode.

1: FM is enabled, providing clock to the CPU. The

FMEN bit must be set only after programming

the FML(3:0) bits.

Bit 6= FMSL.

Frequency Multiplier Select bit.

This bit controls the choice of the ST9+ core inter-

nal frequency between the external crystal fre-

quency and the Main Clock issued by the frequen-

cy multiplier.

In order to secure the application, the ST9+ core

internal frequency is automatically switched back

to the external crystal frequency if the frequency

multiplier is switched off (FMEN =0) regardless of

the value of the FMSL bit. Care must be taken to

reset the FMSL bit before any frequency multiplier

can restart (FMEN set back to 1).

After reset, the external crystal frequency is al-

ways sent to the ST9+ Core.

Bits 5:4 = These bits are reserved.

Bits 3:0 = FML[3:0]

Frequency bits.

These 4 bits program the down-counter inserted in

the feed-back loop of the Frequency Multiplier

which generates the internal multiplied frequency

Fimf. The Fimf value is calculated as follows :

Fimf = Crystal frequency * [ (FML(3:0) + 1) ] /2

SKEW CLOCK CONTROL REGISTER (SKCCR)

R254 - Read/ Write

Reset value: 0000 0000 (00h)

The HALT mode forces the register to its initializa-

tion state.

Bit 7= SKWEN.

Frequency Multiplier Enable bit.

0: FM disabled (reset state), low-power consump-

tion mode.

1: FM is enabled, supplying the clock to the Skew

corrector. The SKWEN bit must be set only after

programming the SKW(3-0) bits.

Bit 6= SKDIV2.

Divide-by-2 enable

This bit determines whether a divide-by-2 down-

scaling factor is applied to the output of the Skew

Corrector.

0 = Divide-by-2 enabled

1 = Divide-by-2 disabled

Bits 5:4 = These bits are reserved.

Bits 3:0 = SKW[3:0].

Frequency bits

These 4 bits program the down-counter inserted in

the feedback loop of the Frequency Multiplier

which generates the internal multiplied frequency

DOTCK. The DOTCK value is calculated as fol-

lows :

F(DOTCK) = Crystal frequency * [ (SKW(3:0) + 1) ]

321

FMEN FMSL

FML3 FML2 FML1 FML0

SKW

SKDIV2

SKW3 SKW2 SKW1 SKW0

ST92195D 数据表(PDF) 67 Page - STMicroelectronics

ST92195D 数据表(HTML) 67 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载