数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST92195D 数据表(PDF) 92 Page - STMicroelectronics

部件名 ST92195D
功能描述  48-96 Kbyte ROM HCMOS MCU WITH ON-SCREEN DISPLAY AND TELETEXT DATA SLICER
PDF  249 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST92195D 数据表(HTML) 92 Page - STMicroelectronics

Back Button ST92195D Datasheet HTML 88Page - STMicroelectronics ST92195D Datasheet HTML 89Page - STMicroelectronics ST92195D Datasheet HTML 90Page - STMicroelectronics ST92195D Datasheet HTML 91Page - STMicroelectronics ST92195D Datasheet HTML 92Page - STMicroelectronics ST92195D Datasheet HTML 93Page - STMicroelectronics ST92195D Datasheet HTML 94Page - STMicroelectronics ST92195D Datasheet HTML 95Page - STMicroelectronics ST92195D Datasheet HTML 96Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 249 page
background image
92/249
ST92195C/D - TELETEXT DISPLAY STORAGE RAM INTERFACE
TDSRAM (Cont’d)
7.3.4.3 Control Registers
RAM BUFFER CONTROL REGISTER (BUFC)
R248 - Read/Write
Register Page: 38
Reset Value: 0000 1000 (08h)
Bits 7:6 = Reserved, keep in reset state.
Bit 5 = PEF:
Parity Error Flag.
This bit is set by hardware, when a parity error has
occurred during the 40 byte transfer (in any write
mode).
PEF has to be reset by software before starting
another MBT.
Bit 4 = BADU:
Buffer Address Down/Up.
This bit is set and cleared by software.
0: Address counter in incrementation mode
1: Address counter in decrementation mode
Bits 3:1 = MOD[2:0]:
Multi-Byte Transfer Mode
Select Bits.
Programming these bits, allows the user to choose
With the chosen coding, MOD2 serves at the
same time as a buffer read/write signal.
The selected mode is memorised when “BUSY” is
set. Any further modification of the 3 bits will only
be taken into account for the next MBT. The reset
value corresponds to a read access of the RAM.
Bit 0 = BUSY:
Multi-Byte Transfer Busy Bit (R/W)
When this bit is set by software, the RAM interface
starts a 40 byte transfer. As long as this “busy flag”
is set, the RAM interface doesn't accept a new
transfer request (buffer is “busy”). BUSY is auto-
matically reset when the transfer has been fin-
ished. The RAM access slots, reserved for the
MBT, are used for direct CPU access when BUSY
is “0”.
70
0
0
PEF BADU MOD2 MOD1 MOD0 BUSY
MOD2
MOD1
MOD0
Selected Mode
0
0
0
Write only
0
0
1
Write with parity reject
0
1
0
Parity cancelled on write
01
1
Write with parity reject &
parity cancelled on write
1
-
-
Read only



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com