| 数据搜索系统,热门电子元器件搜索 |
|
MIMX8DX2AVOFZAC 数据表(PDF) 98 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MIMX8DX2AVOFZAC 数据表(HTML) 98 Page - NXP Semiconductors |
|
98 / 151 page ![]() Electrical characteristics i.MX 8QuadXPlus and 8DualXPlus Automotive and Infotainment Applications Processors, Rev. 2, 03/2020 NXP Semiconductors 98 4.10.13 Secure JTAG controller (SJC) 4.10.13.1 Internal pull-up/pull-down configuration The following table describes the default configuration of internal pull-ups and pull-downs of the JTAG interface. External pull-ups and pull-downs are needed when this interface is routed to a connector. Table 101. FlexSPI timings with FlexSPIn_MCR0[RXCLKSRC] = 0x3 (DDR mode) ID Parameter Min Max Unit —QSPIx[A/B]_SCLK Cycle frequency — 200 MHz t1 QSPIx[A/B]_SCLK High or Low Time 2.25 — ns t2 QSPIx[A/B]_SSy_B pulse width 1 — SCLK t3 QSPIx[A/B]_SSy_B Lead Time1 1 Timing is controlled from FLSHxCR1 register (x=A1, A2, B1, or B2). (TCSS+0.5)/2 — SCLK t4 QSPIx[A/B]_SSy_B Lag Time1 TCSH/2 — SCLK t5 QSPIx[A/B]_DATAy output valid time 0.65 — ns t6 QSPIx[A/B]_DATAy output hold time 0.65 — ns t9 QSPIx[A/B]_DATAy Setup Skew — 0.65 ns t10 QSPIx[A/B]_DATAy Hold Skew — 0.65 ns Table 102. JTAG default configuration for internal pull-up/pull-down Ball name Internal pull setting1 1 PU = pull-up; PD = pull-down Typical pull value Unit JTAG_TMS PU 50 K Ω JTAG_TCK PD JTAG_TDI PU TEST_MODE_SELECT PD |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |