数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

HMA82GS6AFR8N-TF 数据表(PDF) 39 Page - Hynix Semiconductor

部件名 HMA82GS6AFR8N-TF
功能描述  DDR4 SDRAM SO-DIMM Based on 8Gb A-die
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  HYNIX [Hynix Semiconductor]
网页  http://www.skhynix.com/kor/main.do
标志 HYNIX - Hynix Semiconductor

HMA82GS6AFR8N-TF 数据表(HTML) 39 Page - Hynix Semiconductor

Back Button HMA82GS6AFR8N-TF Datasheet HTML 35Page - Hynix Semiconductor HMA82GS6AFR8N-TF Datasheet HTML 36Page - Hynix Semiconductor HMA82GS6AFR8N-TF Datasheet HTML 37Page - Hynix Semiconductor HMA82GS6AFR8N-TF Datasheet HTML 38Page - Hynix Semiconductor HMA82GS6AFR8N-TF Datasheet HTML 39Page - Hynix Semiconductor HMA82GS6AFR8N-TF Datasheet HTML 40Page - Hynix Semiconductor HMA82GS6AFR8N-TF Datasheet HTML 41Page - Hynix Semiconductor HMA82GS6AFR8N-TF Datasheet HTML 42Page - Hynix Semiconductor HMA82GS6AFR8N-TF Datasheet HTML 43Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 73 page
background image
Rev. 1.4 / Sep.2017
39
Single-ended Output Slew Rate
With the reference load for timing measurements, output slew rate for falling and rising edges is defined
and measured between VOL(AC) and VOH(AC) for single ended signals as shown in Table and Figure below.
NOTE :
1. Output slew rate is verified by design and characterization, and may not be subject to production test.
Single-ended Output Slew Rate Definition
Description: SR: Slew Rate
Q: Query Output (like in DQ, which stands for Data-in, Query-Output)
se: Single-ended Signals
For Ron = RZQ/7 setting
NOTE:
1. In two cases, a maximum slew rate of 12 V/ns applies for a single DQ signal within a byte lane.
-Case 1 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high
to low or low to high) while all remaining DQ signals in the same byte lane are static (i.e. they stay at either high or
low).
-Case 2 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high
to low or low to high) while all remaining DQ signals in the same byte lane are switching into the opposite direction
(i.e. from low to high or high to low respectively). For the remaining DQ signal switching into the opposite direction,
the regular maximum limit of 9 V/ns applies
Single-ended output slew rate definition
Description
Measured
Defined by
From
To
Single ended output slew rate for rising edge
VOL(AC)
VOH(AC)
[VOH(AC)-VOL(AC)] /
Delta TRse
Single ended output slew rate for falling edge
VOH(AC)
VOL(AC)
[VOH(AC)-VOL(AC)] /
Delta TFse
Single-ended output slew rate
Parameter
Symbol
DDR4-1600 DDR4-1866 DDR4-2133 DDR4-2400 DDR4-2666 DDR4-2933 DDR4-3200
Units
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Single ended output slew rate
SRQse
494
94949
494949
V/ns
VOH(AC)
VOL(AC)
delta
TRse
delta
TFse



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com