ADP1074ARWZ-R7 datasheet(24/32 Pages) AD

24 / 32 page

ADP1074

Data Sheet

Rev. D | Page 24 of 32

OCP/FEEDBACK RECOVERY

During steady state, the FB pin is at 1.2 V. At this time, the SS2

pin voltage is 1.4 V. Under abnormal situations, such as an

overload condition, the output voltage can dip severely. In such

an event, the current limit is at the maximum level, and the

COMP pin voltage is at its clamp level. If the two conditions of

the COMP pin voltage being clamped and VFB < (1.2 V – 100 mV)

are satisfied, the controller discharges the SS2 pin using a fast

current sink (200 μA) to make the SS2 pin equal to the FB pin.

The controller then attempts to perform a soft start from this

precharged condition, that is, from the last known value of the

output voltage. This process is how the OCP/feedback recovery

feature operates.

However, if at any time the voltage on the COMP pin is above

the maximum clamp voltage for a period greater than 1.5 ms,

the system enters hiccup mode.

During the soft start from precharge, the output voltage rises at

the same rate as determined by the capacitor on the SS2 pin. If,

however, there is a detrimental fault in the power stage that

prevents the rise of the output voltage, VFB does not track SS2,

and when SS2 > (VFB + 100 mV), the COMP pin voltage increases

to the clamp level, and the system again enters OCP/feedback

recovery mode.

OUTPUT VOLTAGE TRACKING

The ADP1074 offers a tracking feature. During steady state, the

FB pin is at 1.2 V. At this time, the SS2 pin voltage is at 1.4 V.

Using an external DAC, the voltage on the SS2 pin can

modulate the output voltage. It is recommended that the SS2

pin voltage be changed only after the VDD2 UVLO point is

crossed, and control is handed over to the secondary side, or

else the handover process does not occur smoothly, resulting in

glitches in the output voltage. Ideally, the PGOOD pin can be

used as a signal that indicates that regulation is achieved, to initiate

the tracking.

The SS2 voltage must be brought down from 1.4 V to 1.2 V, and

it must be brought down even further to effect any change in the

output voltage. The rate at which the output tracks the SS2 pin is

dependent upon the overall system bandwidth. Note that while

modulating the output voltage, if the FB pin voltage drops

below (1.2 V − 100 mV = 1.1 V), the PGOOD pin toggles.

REMOTE SYSTEM RESET

For a remote (secondary side) system shutdown, an open-drain

general-purpose input/output (GPIO) of an external micro-

controller can be used to force the SS2 pin to 0 V. This pull-down

causes the ADP1074 to regulate to 0 V, and the ADP1074

enters pulse skip mode or outputs a minimum duty cycle

because the SS2 pin offsets because of the finite resistance of the

GPIO.

When VDD2 is charged from the output bus, this setup is

equivalent to a system shutdown, because when VDD2 <

VDD2 UVLO, the ADP1074 enters a special hiccup mode of

200 ms (instead of the standard 40 ms hiccup).

When VDD2 is powered using auxiliary winding, the system

regulates to the voltage proportional to the voltage on the SS2 pin

and eventually enters the special hiccup mode previously

mentioned, after the auxiliary rail decays below the VDD2

UVLO threshold.

Therefore, the SS2 pin can achieve output tracking as well as a

secondary side shutdown, also known as remote system reset,

as shown in Figure 20.

ADP1074ARWZ-R7 数据表(PDF) 24 Page - Analog Devices

ADP1074ARWZ-R7 数据表(HTML) 24 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

数据表下载