数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PE2G4BPFI80-SD-R 数据表(PDF) 2 Page - Silicom Ltd.

部件名 PE2G4BPFI80-SD-R
功能描述  Quad Port Fiber Gigabit Ethernet PCI Express Bypass Server Adapter
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SILICOM [Silicom Ltd.]
网页  https://www.silicom-usa.com/
标志 SILICOM - Silicom Ltd.

PE2G4BPFI80-SD-R 数据表(HTML) 2 Page - Silicom Ltd.

  PE2G4BPFI80-SD-R Datasheet HTML 1Page - Silicom Ltd. PE2G4BPFI80-SD-R Datasheet HTML 2Page - Silicom Ltd. PE2G4BPFI80-SD-R Datasheet HTML 3Page - Silicom Ltd. PE2G4BPFI80-SD-R Datasheet HTML 4Page - Silicom Ltd. PE2G4BPFI80-SD-R Datasheet HTML 5Page - Silicom Ltd. PE2G4BPFI80-SD-R Datasheet HTML 6Page - Silicom Ltd. PE2G4BPFI80-SD-R Datasheet HTML 7Page - Silicom Ltd. PE2G4BPFI80-SD-R Datasheet HTML 8Page - Silicom Ltd.  
Zoom Inzoom in Zoom Outzoom out
 2 / 8 page
background image
Silicom Ltd. Connectivity Solutions
Page
2
Key Features
Bypass / Disconnect:
Bypass / Disconnect Ethernet ports on Power Fail, System Hangs or Software Application Hangs
Software programmable Bypass, Disconnect or Normal Mode
On Board Watch Dog Timer (WDT) Controller
Software programmable time out interval
Software Programmable WDT Enable / Disable counter.
Software programmable Bypass Capability Enable / Disable.
Software Programmable Disconnect Capability Enable / Disable.
Software Programmable mode (Bypass, Normal or Disconnect mode) at Power up.
Software Programmable mode (Bypass, Normal mode) at Power off.
Independent Bypass operation in every two ports.
Emulates standard NIC
Performance Features:
8 Transmit and Receive queues per port.
Support for 8 pools (single queue) of virtual machine Device Queues (VMDq) per port.
Support Direct Cache Access (DCA).
Support Intel I/O Acceleration Technology v3.0.
TSO interleaving for reduced latency
Minimized device I/O interrupts using MSI and MSI-X
UDP, TCP and IP checksum offload
UDP and TCP transmit segmentation offload (TSO).
SCTP receive and transmit checksum offload.
Common Key features:
Support PCI Express Base Specification 2.0 (5GT/sec)
High performance, reliability, and low power use in Intel 82580 quad integrated MAC + PHY and SERDES chip controller.
Hardware acceleration that can offload tasks from the host processor. The controllers can offload TCP/UDP/IP checksum
calculations and TCP segmentation.
Server class reliability, availability and performance features:
o
Link Aggregation and Load Balancing
o
Switch dependent: 802.3ad (LACP), Generic Trunking ( GEC / FEC)
o
Switch and NIC Independent.
usa.com
-
licom
ww.si
w



Html Pages

1 2 3 4 5 6 7 8


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com