数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MWCT1014SFVLLPR 数据表(PDF) 27 Page - NXP Semiconductors

部件名 MWCT1014SFVLLPR
功能描述  Memory and memory interfaces
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

MWCT1014SFVLLPR 数据表(HTML) 27 Page - NXP Semiconductors

Back Button MWCT1014SFVLLPR Datasheet HTML 23Page - NXP Semiconductors MWCT1014SFVLLPR Datasheet HTML 24Page - NXP Semiconductors MWCT1014SFVLLPR Datasheet HTML 25Page - NXP Semiconductors MWCT1014SFVLLPR Datasheet HTML 26Page - NXP Semiconductors MWCT1014SFVLLPR Datasheet HTML 27Page - NXP Semiconductors MWCT1014SFVLLPR Datasheet HTML 28Page - NXP Semiconductors MWCT1014SFVLLPR Datasheet HTML 29Page - NXP Semiconductors MWCT1014SFVLLPR Datasheet HTML 30Page - NXP Semiconductors MWCT1014SFVLLPR Datasheet HTML 31Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 65 page
background image
6.2.4 Low Power Oscillator (LPO) electrical specifications
Table 19. Low Power Oscillator (LPO) electrical specifications
Symbol
Parameter
Min.
Typ.
Max.
Unit
FLPO
Internal low power oscillator frequency
113
128
139
kHz
Tstartup
Startup Time
20
µs
6.2.5 SPLL electrical specifications
Table 20. SPLL electrical specifications
Symbol
Parameter
Min.
Typ.
Max.
Unit
FSPLL_REF1 PLL Reference Frequency Range
8
16
MHz
FSPLL_Input2 PLL Input Frequency
8
40
MHz
FVCO_CLK
VCO output frequency
180
320
MHz
FSPLL_CLK
PLL output frequency
90
160
MHz
JCYC_SPLL
PLL Period Jitter (RMS)3
at FVCO_CLK 180 MHz
120
ps
at FVCO_CLK 320 MHz
75
ps
JACC_SPLL
PLL accumulated jitter over 1µs (RMS)3
at FVCO_CLK 180 MHz
1350
ps
at FVCO_CLK 320 MHz
600
ps
DUNL
Lock exit frequency tolerance
± 4.47
± 5.97
%
TSPLL_LOCK Lock detector detection time4
150 × 10-6 +
1075(1/FSPLL_REF)
s
1. FSPLL_REF is PLL reference frequency range after the PREDIV. For PREDIV and MULT settings refer SCG_SPLLCFG
register of Reference Manual.
2. FSPLL_Input is PLL input frequency range before the PREDIV must be limited to the range 8 MHz to 40 MHz. This input
source could be derived from a crystal oscillator or some other external square wave clock source using OSC bypass
mode. For external clock source settings refer SCG_SOSCCFG register of Reference Manual.
3. This specification was obtained using a NXP developed PCB. PLL jitter is dependent on the noise characteristics of each
PCB and results will vary
4. Lock detector detection time is defined as the time between PLL enablement and clock availability for system use.
Memory and memory interfaces
6.3.1 Flash memory module (FTFC) electrical specifications
This section describes the electrical characteristics of the flash memory module.
6.3
Memory and memory interfaces
MWCT101XS Data Sheet, Rev. 3, 12/2019
NXP Semiconductors
27



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com