 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
STM32L552CEU6PTR 数据表(PDF) 278 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32L552CEU6PTR 数据表(HTML) 278 Page - STMicroelectronics |
|
|
278 / 340 page  Electrical characteristics STM32L552xx 278/340 DS12737 Rev 6 Figure 53. USART master mode timing diagram tsu(NSS) NSS setup time Slave mode Tker +4 - - - th(NSS) NSS hold time Slave mode 1 - - tw(SCKH) tw(SCKL) SCK high and low time Master mode 1/fsck/2-1 1/fsck/2 1/fsck/2+1 tsu(MI) Data input setup time Master mode 22.5 - - ns tsu(SI) Slave mode 1 - - th(MI) Data input hold time Master mode 0 - - th(SI) Slave mode 3 - - tv(SO) Data output valid time Slave mode 2.7<VDD<3.6V -14.5 19 Slave mode 1.71<VDD<3.6V -14.5 26 tv(MO) Master mode - 1.5 3 th(SO) Data output hold time Slave mode 1.71<VDD<3.6V 12 - - th(MO) Master mode 1 - - 1. Guaranteed by characterization results, not tested in production. Table 131. USART characteristics(1) (continued) Symbol Parameter Conditions Min Typ Max Unit MSv64015V1 CPHA=0 TX RX CPHA=0 MSB MSB CPOL=0 CPOL=1 tc(SCK) tw(SCKH) tw(SCKL) tr(SCK) tf(SCK) th(RX) CPHA=1 CPHA=1 CPOL=0 CPOL=1 tsu(RX) tv(TX) th(TX) LSB LSB |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
