数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

P83C453EBAA 数据表(PDF) 13 Page - NXP Semiconductors

部件名 P83C453EBAA
功能描述  CMOS single-chip 8-bit microcontrollers
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

P83C453EBAA 数据表(HTML) 13 Page - NXP Semiconductors

Back Button P83C453EBAA Datasheet HTML 9Page - NXP Semiconductors P83C453EBAA Datasheet HTML 10Page - NXP Semiconductors P83C453EBAA Datasheet HTML 11Page - NXP Semiconductors P83C453EBAA Datasheet HTML 12Page - NXP Semiconductors P83C453EBAA Datasheet HTML 13Page - NXP Semiconductors P83C453EBAA Datasheet HTML 14Page - NXP Semiconductors P83C453EBAA Datasheet HTML 15Page - NXP Semiconductors P83C453EBAA Datasheet HTML 16Page - NXP Semiconductors P83C453EBAA Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 23 page
background image
Philips Semiconductors
Preliminary specification
80C453/83C453/87C453
CMOS single-chip 8-bit microcontrollers
1996 Aug 15
3-323
ABSOLUTE MAXIMUM RATINGS1, 2, 3
PARAMETER
RATING
UNIT
Operating temperature under bias
0 to +70
–40 to +85
°C
Storage temperature range
–65 to +150
°C
Voltage on any other pin to VSS
–0.5 to +6.5
V
Power dissipation (based on package heat transfer limitations, not device power consumption)
1.5
W
NOTES:
1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section
of this specification is not implied.
2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static
charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
3. Parameters are valid over operating temperature range unless otherwise specified. Voltages are with respect to VSS unless otherwise noted.
DC ELECTRICAL CHARACTERISTICS
Tamb = 0°C to +70°C or –40°C to +85°C, VCC = 5V ±10%, VSS = 0V
TEST
LIMITS
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP1
MAX
UNIT
VIL
Input low voltage; ports 0, 1, 2, 3, 4, 5, 6, IDS, ODS,
AFLAG, BFLAG; except EA
–0.5
0.2VCC–0.1
V
VIL1
Input low voltage to EA
0
0.2VCC–0.3
V
VIH
Input high voltage; except XTAL1, RST
0.2VCC+0.9
VCC+0.5
V
VIH1
Input high voltage; XTAL1, RST
0.7VCC
VCC+0.5
V
VOL
Output low voltage; ports 1, 2, 3, 4, 5, 6, AFLAG,
BFLAG
IOL = 1.6mA2
0.45
V
VOL1
Output low voltage; port 0, ALE, PSEN
IOL = 3.2mA2
0.45
V
VOH
Output high voltage; ports 1, 2, 3, 4, 5, 6, AFLAG,
BFLAG
IOH = –60µA,
IOH = –25µA
IOH = –10µA
2.4
0.75VCC
0.9VCC
V
V
V
VOH1
Output high voltage (port 0 in external bus mode, ALE,
PSEN)3
IOH = –800µA,
IOH = –300µA
IOH = –80µA
2.4
0.75VCC
0.9VCC
V
V
V
IIL
Logical 0 input current,; ports 1, 2, 3, 4, 5, 6
VIN = 0.45V
–50
µA
ITL
Logical 1-to-0 transition current; ports 1, 2, 3, 4, 5, 6
See note 4
–650
µA
ILI
Input leakage current; port 0
VIN = VIL or VIH
±10
µA
ICC
Power supply current:
Active mode @ 16MHz5
Idle mode @ 16MHz5
Power down mode
See note 6
11.5
1.3
3
25
4
50
mA
mA
µA
RRST
Internal reset pull-down resistor
50
300
k
CIO
Pin capacitance7 – PLCC package
10
pF
NOTES:
1. Typical ratings are based on a limited number of samples from early manufacturing lots, and not guaranteed. Values are room temp., 5V.
2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the VOLs of ALE and the other ports. The noise is due
to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the
worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify
ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input..
3. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the 0.9VCC specification when the
address bits are stabilizing.
4. Pins of ports 1, 2, 3, 4, 5 and 6 source a transition current when they are being externally driven from 1 to 0. The transition current reaches
its maximum value when VIN is approximately 2V.
5. ICCMAX at other frequencies is given by:
Active mode: ICCMAX = 0.94 X FREQ + 13.71
Idle mode: ICCMAX = 0.14 X FREQ +2.31
where FREQ is the external oscillator frequency in MHz. ICCMAX is given in mA. See Figure 20.
6. See Figures 21 through 24 for ICC test conditions.
7. CIO applies to ports 1 through 6, IDS, ODS, AFLAG, BFLAG, XTAL1, XTAL2.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com