EMIRR performances might be improved by adding small capacitances (in the pF range) on the inputs, power

supply and output pins.

These capacitances help to minimize the impedance of these nodes at high frequencies.

5.5

Maximum power dissipation

The usable output load current drive is limited by the maximum power dissipation allowed by the device package.

The absolute maximum junction temperature for the TSV7722 is 150 °C. The junction temperature can be

estimated as follows:

TJ=PD×θJA+TA

(3)

by the output stage transistor. It is calculated as follows:

Do not exceed the 150 °C maximum junction temperature for the device. Exceeding the junction temperature limit

can cause degradation in the parametric performance or even destroy the device.

5.6

Capacitive load and stability

Stability analysis must be performed for large capacitive loads over 47 pF; increasing the load capacitance to high

values produces gain peaking in the frequency response, with overshoot and ringing in the step response.

Generally, unity gain configuration is the worst situation for stability and the ability to drive large capacitive loads.

For additional capacitive load drive capability in unity-gain configuration, stability can be improved by inserting

capacitance). This resistor significantly reduces ringing while maintaining DC performance for purely capacitive

loads. However, if there is a resistive load in parallel with the capacitive load, a voltage divider is created

introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional

described in Figure 47. Test configuration for RISO:

TSV7721, TSV7722, TSV7723

Maximum power dissipation

DS13614 - Rev 3

page 20/40