数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCP47FVB01 数据表(PDF) 35 Page - Microchip Technology

部件名 MCP47FVB01
功能描述  8-/10-/12-Bit Single/Dual Voltage Output Nonvolatile Digital-to-Analog Converters with SPI Interface
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

MCP47FVB01 数据表(HTML) 35 Page - Microchip Technology

Back Button MCP47FVB01 Datasheet HTML 31Page - Microchip Technology MCP47FVB01 Datasheet HTML 32Page - Microchip Technology MCP47FVB01 Datasheet HTML 33Page - Microchip Technology MCP47FVB01 Datasheet HTML 34Page - Microchip Technology MCP47FVB01 Datasheet HTML 35Page - Microchip Technology MCP47FVB01 Datasheet HTML 36Page - Microchip Technology MCP47FVB01 Datasheet HTML 37Page - Microchip Technology MCP47FVB01 Datasheet HTML 38Page - Microchip Technology MCP47FVB01 Datasheet HTML 39Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 92 page
background image
 2015 Microchip Technology Inc.
DS20005429B-page 35
MCP48FEBXX
Register 4-2 shows the format of the Voltage
Reference Control Register. Each DAC has two bits to
control the source of the voltage reference of the DAC.
This register is for both the volatile memory locations
and the nonvolatile memory locations.
REGISTER 4-2:
VOLTAGE REFERENCE (VREF) CONTROL REGISTER (VOLATILE
AND NONVOLATILE) (ADDRESSES 08h AND 18h)
U-0
U-0
U-0
U-0
U-0
U-0
U-0
U-0
U-0
U-0
U-0
U-0
R/W-0 R/W-0 R/W-0 R/W-0
Single
—(1)
(1) VR0B VR0A
Dual
VR1B VR1A VR0B VR0A
bit 15
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
= Single-channel device
= Dual-channel device
Single
Dual
bit 15-2
bit 15-4
Unimplemented:
Read as ‘0’
bit 1-0
bit 3-0
VRxB-VRxA:
DAC Voltage Reference Control bits
11
=VREF pin (Buffered); VREF buffer enabled
10
=VREF pin (Unbuffered); VREF buffer disabled
01
= Internal Band Gap (1.22V typical); VREF buffer enabled
VREF voltage driven when powered-down
00
=VDD (Unbuffered); VREF buffer disabled.
Use this state with Power-Down bits for lowest current.
Note 1:
Unimplemented bit, read as ‘0’.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com