PIMXRT516SCVP2A datasheet(55/124 Pages) NXP

55 / 124 page

Electrical characteristics

i.MX RT1160 Crossover Processors Data Sheet for Extended Industrial Products, Rev. 0, 04/2021

NXP Semiconductors

4.5.1

SEMC specifications

The following sections provide information on SEMC interface.

Measurements are with a load of 15 pf and an input slew rate of 1 V/ns.

4.5.1.1

SEMC output timing

There are ASYNC and SYNC modes for SEMC output timing.

4.5.1.1.1

SEMC output timing in ASYNC mode

Table 45 shows SEMC output timing in ASYNC mode.

Figure 15 shows the output timing in ASYNC mode.

Table 45. SEMC output timing in ASYNC mode

Symbol

Parameter

Min.

Max.

Unit

Comment

Frequency of operation

—

200

MHz

TCK

Internal clock period

—

TAVO

Address output valid time

—

These timing parameters

apply to Address and ADV#

for NOR/PSRAM in ASYNC

mode.

TAHO

Address output hold time

(TCK - 2) 1

1 Address output hold time is configurable by SEMC_*CR0.AH. AH field setting value is 0x0 in above table. When AH is set

with value N, TAHO min time should be ((N + 1) x TCK). See the i.MX RT1160 Reference Manual (IMXRT1160RM) for more

detail about SEMC_*CR0.AH register field.

—ns

TADVL

Active low time

(TCK - 1) 2

2 ADV# low time is configurable by SEMC_*CR0.AS. AS field setting value is 0x0 in above table. When AS is set with value N,

TADL min time should be ((N + 1) x TCK - 1). See the i.MX RT1160 Reference Manual (IMXRT1160RM) for more detail about

SEMC_*CR0.AS register field.

TDVO

Data output valid time

—

These timing parameters

apply to Data/CLE/ALE and

WE# for NAND, apply to

Data/DM/CRE for

NOR/PSRAM, apply to

Data/DCX and WRX for DBI

interface.

TDHO

Data output hold time

(TCK - 2) 3

3 Data output hold time is configurable by SEMC_*CR0.WEH. WEH field setting value is 0x0 in above table. When WEH is set

with value N, TDHO min time should be ((N + 1) x TCK). See the i.MX RT1160 Reference Manual (IMXRT1160RM) for more

detail about SEMC_*CR0.WEH register field.

—ns

TWEL

WE# low time

(TCK - 1) 4

4 WE# low time is configurable by SEMC_*CR0.WEL. WEL field setting value is 0x0 in above table. When WEL is set with value

N, TWEL min time should be ((N + 1) x TCK - 1). See the i.MX RT1160 Reference Manual (IMXRT1160RM) for more detail

about SEMC_*CR0.WEL register field.

PIMXRT516SCVP2A 数据表(PDF) 55 Page - NXP Semiconductors

PIMXRT516SCVP2A 数据表(HTML) 55 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载