PIMXRT516SCVP2A datasheet(60/124 Pages) NXP

60 / 124 page

i.MX RT1160 Crossover Processors Data Sheet for Extended Industrial Products, Rev. 0, 04/2021

NXP Semiconductors

Electrical characteristics

Figure 19. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0X0, 0X1

NOTE

Timing shown is based on the memory generating read data on the SCK

falling edge, and FlexSPI controller sampling read data on the falling edge.

4.5.2.1.2

SDR mode with FlexSPIn_MCR0[RXCLKSRC] = 0x3

There are two cases when the memory provides both read data and the read strobe in SDR mode:

•

A1—Memory generates both read data and read strobe on SCK rising edge (or falling

edge)

•

A2—Memory generates read data on SCK falling edge and generates read strobe on

SCK rising edge

Figure 20. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0X3 (case A1)

Table 52. FlexSPI input timing in SDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case A1)

Symbol

Parameter

Value

Unit

Min

Max

Frequency of operation

—

166

MHz

TSCKD - TSCKDQS

Time delta between TSCKD and TSCKDQS

-2

TIS

TIH

SCK

SIO[0:7]

TIS

TIH

Internal Sample Clock

TSCKDQS

SCK

SIO[0:7]

DQS

TSCKD

TSCKDQS

TSCKD

PIMXRT516SCVP2A 数据表(PDF) 60 Page - NXP Semiconductors

PIMXRT516SCVP2A 数据表(HTML) 60 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载