AT25SL321 datasheet(7/82 Pages) DIALOG

7 / 82 page

AT25SL321

DS-25SL321–112H–2020-10

Table 2-1.

Pin Descriptions

Symbol

Name and Function

Asserted

State

Type

CHIP SELECT

When this input signal is high, the device is deselected and serial data output pins are at

high impedance. Unless an internal program, erase or write status register cycle is in

progress, the device needs to be in the standby power mode (this is not the deep power

down mode). Driving Chip Select (CS) low enables the device, placing it in the active power

mode. After power-up, a falling edge on Chip Select (CS) is required prior to the start of any

instruction.

Low

Input

SCK

SERIAL CLOCK

This input signal provides the timing for the serial interface. Instructions, addresses, or data

present at serial data input are latched on the rising edge of Serial Clock (SCK). Data are

shifted out on the falling edge of the Serial Clock (SCK).

Input

SI (I/O0)

SERIAL INPUT

The SI pin is used to shift data into the device. The SI pin is used for all data input including

command and address sequences. Data on the SI pin is always latched in on the rising edge

of SCK.

With the Dual-Output and Quad-Output Read commands, the SI Pin becomes an output pin

(I/O0) in conjunction with other pins to allow two or four bits of data on (I/O3-0) to be clocked

in on every falling edge of SCK

To maintain consistency with the SPI nomenclature, the SI (I/O0) pin is referenced as the SI

pin unless specifically addressing the Dual-I/O and Quad-I/O modes in which case it is

referenced as I/O0.

Data present on the SI pin is ignored whenever the device is deselected (CS is deasserted).

Input/Output

SO (I/O1)

SERIAL OUTPUT

The SO pin is used to shift data out from the device. Data on the SO pin is always clocked

out on the falling edge of SCK.

With the Dual-Output Read commands, the SO Pin remains an output pin (I/O0) in

conjunction with other pins to allow two bits of data on (I/O1-0) to be clocked in on every

falling edge of SCK

To maintain consistency with the SPI nomenclature, the SO (I/O1) pin is referenced as the

SO pin unless specifically addressing the Dual-I/O modes in which case it is referenced as

I/O1. The SO pin is in a high-impedance state whenever the device is deselected (CS is

deasserted).

Input/Output

(I/O2)

WRITE PROTECT

The Write Protect (WP) pin can be used to protect the Status Register against data

modification. The WP pin is active low. When the QE bit of Status Register-2 is set for Quad

I/O, the WP pin (Hardware Write Protect) function is not available since this pin is used for

IO2. See figures 1-1, 1-2, and 1-3 for the pin configuration of Quad I/O and QPI operation.

Input/Output

ACC

ACCELERATED PROGRAMMING

The device offers accelerated program operations through the ACC function. This function is

primarily intended to allow faster manufacturing throughput at the factory.

If the system asserts VHH on this pin, the device uses the higher voltage on the pin to reduce

the time required for program operations. Removing VHH from the ACC pin returns the

device to normal operation.

Note that the ACC pin must not be at VHH for operations other than accelerated

programming, or device damage result. In addition, the ACC pin must not be left floating or

unconnected; inconsistent behavior of the device result. The ACC function is only available

during standard SPI Mode.

AT25SL321 数据表(PDF) 7 Page - Dialog Semiconductor

AT25SL321 数据表(HTML) 7 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

数据表下载

链接网址

AT25SL321 数据表(PDF) 7 Page - Dialog Semiconductor

AT25SL321 数据表(HTML) 7 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

数据表 下载

链接网址

数据表下载