| 数据搜索系统,热门电子元器件搜索 |
|
SCIMX356BVMB 数据表(PDF) 72 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
SCIMX356BVMB 数据表(HTML) 72 Page - NXP Semiconductors |
|
72 / 147 page ![]() i.MX35 Applications Processors for Automotive Products, Rev. 10 Freescale Semiconductor 72 Figure 50 depicts the synchronous display interface timing for access level, and Table 56 lists the timing parameters. The DISP3_IF_CLK_DOWN_WR and DISP3_IF_CLK_UP_WR parameters are set via the DI_DISP3_TIME_CONF Register. Figure 50. Synchronous Display Interface Timing Diagram—Access Level IP9 Horizontal blank interval 1 Thbi1 BGXP × Tdpcp ns IP10 Horizontal blank interval 2 Thbi2 (SCREEN_WIDTH – BGXP – FW) × Tdpcp ns IP11 HSYNC delay Thsd H_SYNC_DELAY × Tdpcp ns IP12 Screen height Tsh (SCREEN_HEIGHT + 1) × Tsw ns IP13 VSYNC width Tvsw if V_SYNC_WIDTH_L = 0 than (V_SYNC_WIDTH + 1) × Tdpcp else (V_SYNC_WIDTH + 1) × Tsw ns IP14 Vertical blank interval 1 Tvbi1 BGYP × Tsw ns IP15 Vertical blank interval 2 Tvbi2 (SCREEN_HEIGHT – BGYP – FH) × Tsw ns 1 Display interface clock period immediate value Display interface clock period average value. Table 55. Synchronous Display Interface Timing Parameters—Pixel Level (continued) ID Parameter Symbol Value Units Tdicp T HSP_CLK DISP3_IF_CLK_PER_WR HSP_CLK_PERIOD ------------------------------------------------------------------ ⋅ = IP19 DISPB_D3_CLK DISPB_DATA IP18 IP20 DISPB_D3_VSYNC IP17 IP16 DISPB_D3_DRDY DISPB_D3_HSYNC other controls |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |