| 数据搜索系统,热门电子元器件搜索 |
|
PLL701-17SI-R 数据表(PDF) 4 Page - PhaseLink Corporation |
|
|
|||||||||||||||||||||||||||||
PLL701-17SI-R 数据表(HTML) 4 Page - PhaseLink Corporation |
|
4 / 5 page ![]() PLL701-17 Low EMI Spread Spectrum Multiplier Clock 47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 01/17/06 Page 4 FUNCTIONAL DESCRIPTION Selectable spread spectrum and modulation frequency and magnitude The PLL701-17 provides selectable spread spectrum modulation frequency, as well as selectable modulation magnitude. Selection is made by connecting pins 2 (S2), 3 (S1), 4 (S0), and 7 (S3) to a logical “zero” or “one”, according to the output clock selection table on (page 1). Default values for S(0:3) through internal pull-up and pull-down resistor Selection pins 4 and 7 (S0 and S3) have an internal pull-down resistor of 30k Ω while pins 2 and 3 (S1 and S2) have an internal pull-up resistor of 30k Ω. This internal pull-down (or pull-up) resistor will pull the input value to a logical “zero” (or “one” respectively) by default, i.e. when no connection is made between the pin and VDD (GND respectively). In order to override the internal pull-down (pull-up), the pin has to be connected to VDD (GND respectively). |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |