数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

USB5926C/KD 数据表(PDF) 40 Page - Microchip Technology

部件名 USB5926C/KD
功能描述  6-Port USB 3.2 Gen 1 SmartHubTM with Support for Multiple USB Type-C짰 UFP and DFP
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

USB5926C/KD 数据表(HTML) 40 Page - Microchip Technology

Back Button USB5926C/KD Datasheet HTML 36Page - Microchip Technology USB5926C/KD Datasheet HTML 37Page - Microchip Technology USB5926C/KD Datasheet HTML 38Page - Microchip Technology USB5926C/KD Datasheet HTML 39Page - Microchip Technology USB5926C/KD Datasheet HTML 40Page - Microchip Technology USB5926C/KD Datasheet HTML 41Page - Microchip Technology USB5926C/KD Datasheet HTML 42Page - Microchip Technology USB5926C/KD Datasheet HTML 43Page - Microchip Technology USB5926C/KD Datasheet HTML 44Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 65 page
background image
2019 - 2021 Microchip Technology Inc.
DS00003190B-page 40
USB5926C
8.7
Port Split
8.7.1
FEATURE OVERVIEW
This feature allows the USB 2.0 and USB 3.2 Gen 1 PHYs associated with any downstream port to be operationally
separated. The intention of this feature is to allow a system designer to connect an embedded USB 3.x device to the
USB 3.2 Gen 1 PHY, while allowing the USB 2.0 PHY to be used as either a standard USB 2.0 port or with a separate
embedded USB 2.0 device.
This feature operates outside of the provisions of the USB specifications. Operation is intended for specialized applica-
tions only. Contact your local sales representative for additional information.
In order to maintain a positive end user experience, it is recommended that only permanently attached, embedded USB
3.x devices be connected to the USB 3.2 Gen 1 PHY when enabling the Port Split feature. This prevents end users from
attempting to connect USB High-Speed, Full-Speed, or Low-Speed devices to an exposed USB port which only has USB
3.2 Gen 1 connections.
8.7.2
PORT SPLITTING CONFIGURATION
Downstream ports 3 and 4 may be configured for Port Splitting. Port Splitting is configured via register configuration
through SMBus during the hub configuration stage (SOC_CFG) or via the hub’s internal OTP memory.
When Port Splitting is enabled, the existing
PRT_CTLx pin associated with that port will continue to control the USB 2.0
portion of the port in an identical matter. A new pin function assigned to a
GPIOx pin will be activated and configured to
control the USB 3.2 Gen 1 portion of the port. This new pin is named
PRTPWRx_USB3_SPLIT where x indicates the
respective port. Note that overcurrent detection is not supported on the
PRTPWRx_USB3_SPLIT pin. These new pins
are assigned as shown in Table 8-5.
FIGURE 8-13:
RECOMMENDED PORT SPLITTING CONFIGURATIONS
USB
Power
Switch
EN
OCS
5V
USB2.0 
Device
USB58xx/
USB59xx
PRTCTLx
VBUS
Embedded 
USB3.x Device
EN
PRTPWRx_USB3_SPLIT
(GPIOxx)
USB58xx/
USB59xx
PRTCTLx
Embedded 
USB3.x Device
EN
PRTPWRx_USB3_SPLIT
(GPIOxx)
Embedded 
USB2.0 Device
EN



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com