USB5926CSLASHKD datasheet(41/65 Pages) MICROCHIP

41 / 65 page

USB5926C

DS00003190B-page 41



2019 - 2021 Microchip Technology Inc.

8.7.2.1

Enabling Port Splitting

In order to enable the Port Splitting feature on downstream ports 3 and/or 4, the following configuration settings must

be made.

Enabling Port Splitting on Port 3:

• Write 0x42 to register 0x416E to select

GPIO66 for Option A

• Write 0x05 to register 0x416E to select

GPIO5 for Option B

• Set bit 5 of the

USB3_PORT_SPLIT_EN (0x3C48 = 0x20)

• Set bit 0 of the

PORTSPLITENABLEFLAG (0x4141 = 0x01)

Enabling Port Splitting on Port 4:

• Write 0x06 to register 0x416F to select

GPIO6 for Option A

• Write 0x04 to register 0x416F to select

GPIO4 for Option B

• Set bit 6 of the

USB3_PORT_SPLIT_EN (0x3C48 = 0x40)

• Set bit 0 of the

PORTSPLITENABLEFLAG (0x4141 = 0x01)

TABLE 8-5:

PORT SPLIT PRTPWRX_USB3_SPLIT PIN ASSIGNMENT

GPIOx Pin

Port Split Assignment

GPIO66

PRTPWR3_USB3_SPLIT Option A

GPIO6

PRTPWR4_USB3_SPLIT Option A

GPIO5

PRTPWR3_USB3_SPLIT Option B

GPIO4

PRTPWR4_USB3_SPLIT Option B

TABLE 8-6:

USB 3.0 PORT SPLIT ENABLE REGISTER

USB3_PORT_SPLIT_EN

(0x3C48 - RESET = 0x00)

USB 3.0 Port Split Enable

BIT

Name

R/W

Description

7:1

PORT_SPLIT_EN[7:1]

R/W

0 = Port Splitting on the specified port is disabled

1 = Port Splitting on the specified port is enabled

Bit

[1] - Reserved

[2] - Reserved

[3] - Reserved

[4] - Reserved

[5] - Port 3

[6] - Port 4

[7] - Reserved

Reserved

USB5926C/KD 数据表(PDF) 41 Page - Microchip Technology

USB5926C/KD 数据表(HTML) 41 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

数据表下载