STE2007 datasheet(25/62 Pages) STMICROELECTRONICS

25 / 62 page

STE2007

4 INTERFACE

25/62

4.3.4

Driver TxData Mode (Read Mode)

If the R/W bit is set to logic 1 the chip will output data immediately after the slave address. If the

D/C bit during the last write access, is set to a logic 0, the byte read is the status byte.

Figure 17. Communication Protocol

LR0008d

MASTER ACK

COMMUNICATION

START

I2C START

COND

STE2007 ACK

R/W

SLAVE ADDRESS

SA1

Control Byte

COMMAND Byte

STE2007 ACK

Command Byte

D/C

000

SINGLE COMMAND

SEQUENCE

Control Byte

COMMAND Byte

STE2007 ACK

First Command Byte

D/C

000

MULTIPLE COMMAND

SEQUENCE

COMMAND Byte

STE2007 ACK

Last Command Byte

Control Byte

STE2007 ACK

D/C

000

SINGLE DATA

SEQUENCE

MULTIPLE DATA

SEQUENCE

DATA Byte

Data Byte

STE2007 ACK

Control Byte

DATA Byte

STE2007 ACK

First Data Byte

D/C

000

DATA Byte

STE2007 ACK

Last Data Byte

COMMUNICATION

STOP

I2C STOP

COND

STATUS BYTE READ

SEQUENCE

I2C START

COND

01111

0 A

STE2007 ACK

R/W

SLAVE ADDRESS

I2C START

COND

STATUS Byte

READ MODE

WRITE MODE

SA2

000

SA1 SA2

STE2007 数据表(PDF) 25 Page - STMicroelectronics

STE2007 数据表(HTML) 25 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表下载

链接网址

STE2007 数据表(PDF) 25 Page - STMicroelectronics

STE2007 数据表(HTML) 25 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

数据表 下载

链接网址

数据表下载