数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DS31256 数据表(PDF) 12 Page - Maxim Integrated Products

部件名 DS31256
功能描述  256-Channel, High-Throughput HDLC Controller
PDF  183 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MAXIM [Maxim Integrated Products]
网页  https://www.maximintegrated.com/en.html
标志 MAXIM - Maxim Integrated Products

DS31256 数据表(HTML) 12 Page - Maxim Integrated Products

Back Button DS31256_V01 Datasheet HTML 8Page - Maxim Integrated Products DS31256_V01 Datasheet HTML 9Page - Maxim Integrated Products DS31256_V01 Datasheet HTML 10Page - Maxim Integrated Products DS31256_V01 Datasheet HTML 11Page - Maxim Integrated Products DS31256_V01 Datasheet HTML 12Page - Maxim Integrated Products DS31256_V01 Datasheet HTML 13Page - Maxim Integrated Products DS31256_V01 Datasheet HTML 14Page - Maxim Integrated Products DS31256_V01 Datasheet HTML 15Page - Maxim Integrated Products DS31256_V01 Datasheet HTML 16Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 183 page
background image
DS31256 256-Channel, High-Throughput HDLC Controller
12 of 183
Table 2-B. Initialization Steps
INITIALIZATION STEP
COMMENTS
1) Initialize the PCI configuration registers
Achieved by asserting the PIDSEL signal.
2) Initialize all indirect registers
It is recommended that all of the indirect registers be set to
0000h (Table 2-C).
3) Configure the device for operation
Program all necessary registers, which include the Layer 1,
HDLC, FIFO, and DMA registers.
4) Enable the HDLC channels
Done through the RCHEN and TCHEN bits in the
R[n]CFG[j] and T[n]CFG[j] registers.
5) Load the DMA descriptors
Indicate to the DMA where packet data can be written and
where pending data (if any) resides.
6) Enable the DMAs
Done through the RDE and TDE control bits in the master
configuration (MC) register.
7) Enable DMA for each HDLC channel
Done through the channel-enable bit in the receive and
transmit configuration RAM.
8) Enable data transmission
Set TFDA1 bit in TPnCR registers.
Table 2-C. Indirect Registers
REGISTER
NAME
NUMBER OF INDIRECT REGISTERS
Channelized Port
CP0RD to CP15RD
6144 (16 Ports x 128 DS0 Channels x 3
Registers for each DS0 Channel)
Receive HDLC Channel Definition
RHCD
256 (one for each HDLC Channel)
Transmit HDLC Channel Definition
THCD
256 (one for each HDLC Channel)
Receive DMA Configuration
RDMAC
1536 (one for each HDLC Channel)
Transmit DMA Configuration
TDMAC
3072 (one for each HDLC Channel)
Receive FIFO Staring Block Pointer
RFSBP
256 (one for each HDLC Channel)
Receive FIFO Block Pointer
RFBP
1024 (one for each FIFO Block)
Receive FIFO High Watermark
RFHWM
256 (one for each HDLC Channel)
Transmit FIFO Staring Block Pointer
TFSBP
256 (one for each HDLC Channel)
Transmit FIFO Block Pointer
TFBP
1024 (one for each FIFO Block)
Transmit FIFO Low Watermark
TFLWM
256 (one for each HDLC Channel)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com