| 数据搜索系统,热门电子元器件搜索 |
|
ESP-PSRAM64 数据表(PDF) 23 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
ESP-PSRAM64 数据表(HTML) 23 Page - List of Unclassifed Manufacturers |
|
23 / 26 page ![]() " 10. Electrical Specifications 10.5. AC Electrical Characteristics Table 10-5. Read/Write Timing Symbol Parameter Min Max Unit Notes t CLK CLK period—SPI Read (’h03) 30.3 - ns 33 MHz CLK period—all other operations 7 133/144 MHz* t CH /t CL Clock high/low width 0.45 0.55 t CLK (min) - tKHKL Clock rise or fall time - 1.5 ns - tCPH CE# HIGH between subsequent burst operations 50 - ns - t CEM CE# low pulse width - 8 μs - t CSP CE# setup time to CLK rising edge 2.5 - ns - tCHD CE# hold time from CLK rising edge 20 - - tSP Setup time to active CLK edge 2 - - t HD Hold time from active CLK edge 2 - - t HZ Chip disable to DQ output height-Z - 6 - t ACLK CLK to output delay 2 6 - t KOH Data hold time from clock falling edge 1.5 - - ���� Note*: 1. Only Linear Burst allows page boundary crossing. Frequency limits are therefore • 133/144 MHz MAX. without crossing page boundaries, and • 84 MHz MAX. when burst commands cross page boundaries. 2. For ESP-PSRAM64, the maximum frequency is 144 MHz, while for ESP-PSRAM64H, it is 133 MHz. 3. For operating frequencies > 84 MHz, refer to JEDEC JESD84-B50 for data sampling training. Espressif Systems " /" 2018.06 19 22 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |