USB7252P datasheet(26/64 Pages) MICROCHIP

26 / 64 page

USB7252P

DS00003561A-page 26



2018 - 2020 Microchip Technology Inc.

3.4

Physical and Logical Port Mapping

The USB72xx family of devices are based upon a common architecture, but all have different modifications and/or pin

bond outs to achieve the various device configurations. The base chip is composed of a total of 6 USB3 PHYs and 7

USB2 PHYs. These PHYs are physically arranged on the chip in a certain way, which is referred to as the PHYSICAL

port mapping.

The actual port numbering is remapped by default in different ways on each device in the family. This changes the way

that the ports are numbered from the USB host’s perspective. This is referred to as LOGICAL mapping.

The various configuration options available for these devices may, at times, be with respect to PHYSICAL mapping or

LOGICAL mapping. Each individual configuration option which has a PHYSICAL or LOGICAL dependency is declared

as such within the register description.

The PHYSICAL vs. LOGICAL mapping is described for all port related pins in Table 3-7. A system design in schematics

and layout is generally performed using the pinout in Section 3.1, Pin Assignments, which is assigned by the default

LOGICAL mapping. Hence, it may be necessary to cross reference the PHYSICAL vs. LOGICAL look up tables when

determining the hub configuration.

PRT_CTL3_U3

O12

Port 3 USB 3.2 PortSplit power enable

This signal is an active high control signal used to enable to the

USB 3.2 portion of the downstream port 3 when PortSplit is

enabled. When PortSplit is disabled, this pin is not used.

Note:

This signal should only be used to control an embedded

USB 3.2 device.

Float

GPIOx

I/O12

General Purpose Input/Output

(x = 70-71, 78, 83, 90-92)

Weak pull-

down to

GND

Note:

The MPLAB Connect tool makes configuration simple; the settings can be selected by the user with respect

to the LOGICAL port numbering. The tool handles the necessary linking to the PHYSICAL port settings.

Refer to Section 6.0, Device Configuration for additional information.

TABLE 3-7:

USB7252P PHYSICAL VS. LOGICAL PORT MAPPING

Device

Pin Name (as in datasheet)

LOGICAL PORT NUMBER

PHYSICAL PORT NUMBER

USB2DN_DP1

USB2DN_DM1

USB3DN_TXDP1A

USB3DN_TXDM1A

USB3DN_RXDP1A

USB3DN_RXDM1A

USB2DN_DP4

USB2DN_DM4

USB3DN_TXDP1B

USB3DN_TXDM1B

USB3DN_RXDP1B

TABLE 3-6:

PROGRAMMABLE FUNCTIONS DESCRIPTIONS (CONTINUED)

Function

Buffer

Type

Description

If Unused

USB7252P 数据表(PDF) 26 Page - Microchip Technology

USB7252P 数据表(HTML) 26 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载