数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

USB7252P 数据表(PDF) 51 Page - Microchip Technology

部件名 USB7252P
功能描述  4-Port USB 3.2 Gen 2 Type-C짰 Controller Hub with PD Support
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

USB7252P 数据表(HTML) 51 Page - Microchip Technology

Back Button USB7252P Datasheet HTML 47Page - Microchip Technology USB7252P Datasheet HTML 48Page - Microchip Technology USB7252P Datasheet HTML 49Page - Microchip Technology USB7252P Datasheet HTML 50Page - Microchip Technology USB7252P Datasheet HTML 51Page - Microchip Technology USB7252P Datasheet HTML 52Page - Microchip Technology USB7252P Datasheet HTML 53Page - Microchip Technology USB7252P Datasheet HTML 54Page - Microchip Technology USB7252P Datasheet HTML 55Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 64 page
background image
2018 - 2020 Microchip Technology Inc.
DS00003561A-page 51
USB7252P
9.6.3
RESET AND CONFIGURATION STRAP TIMING
Figure 9-4 illustrates the
RESET_N pin timing requirements and its relation to the configuration strap pins. Assertion of
RESET_N is not a requirement. However, if used, it must be asserted for the minimum period specified. Refer to
Section 8.13, Resets for additional information on resets. Refer to Section 3.3, Configuration Straps and Programmable
Functions for additional information on configuration straps.
9.6.4
POWER-ON OR RESET TO SMBUS SLAVE READY TIMING
Figure 9-5 illustrates the SMBus Slave interface readiness in relation to power-on or de-assertion of
RESET_N. In order
to ensure reliable SMBus slave operation, the SMBus master must allow the bus to remain idle until tSMBUS_RDY timing
has been met. The operational levels (Vopp) for the external power supplies are detailed in Section 9.2, Operating Con-
ditions**.
FIGURE 9-4:
RESET_N CONFIGURATION STRAP TIMING
TABLE 9-6:
RESET_N CONFIGURATION STRAP TIMING
Symbol
Description
Min
Typ
Max
Units
trstia
RESET_N input assertion time
5
s
tcsh
Configuration strap pins hold after
RESET_N deassertion
1
ms
Note:
The clock input must be stable prior to
RESET_N deassertion.
Configuration strap latching and output drive timings shown assume that the Power-On reset has finished
first otherwise the timings in Section 9.6.2, Power-On and Configuration Strap Timing apply.
FIGURE 9-5:
POWER-ON OR RESET TO SMBUS SLAVE READY TIMING
TABLE 9-7:
POWER-ON OR RESET TO SMBUS SLAVE READY TIMING
Symbol
Description
Min
Typ
Max
Units
tSMBUS_RDY Power-on or RESET_N deassertion to SMBus ready
40
ms
RESET_N
Configuration
Straps
trstia
tcsh
All External
Power Supplies
& Reset
Vopp
SMBus
SMBus commands accepted
(if SMBus slave interface is enabled)
SMBus interface not available
(slave inter face will stretch clock if addressed)
Power-on-Reset
SOC_CFG STAGE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com