| 数据搜索系统,热门电子元器件搜索 |
|
USB7252P 数据表(PDF) 51 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
USB7252P 数据表(HTML) 51 Page - Microchip Technology |
|
51 / 64 page ![]() 2018 - 2020 Microchip Technology Inc. DS00003561A-page 51 USB7252P 9.6.3 RESET AND CONFIGURATION STRAP TIMING Figure 9-4 illustrates the RESET_N pin timing requirements and its relation to the configuration strap pins. Assertion of RESET_N is not a requirement. However, if used, it must be asserted for the minimum period specified. Refer to Section 8.13, Resets for additional information on resets. Refer to Section 3.3, Configuration Straps and Programmable Functions for additional information on configuration straps. 9.6.4 POWER-ON OR RESET TO SMBUS SLAVE READY TIMING Figure 9-5 illustrates the SMBus Slave interface readiness in relation to power-on or de-assertion of RESET_N. In order to ensure reliable SMBus slave operation, the SMBus master must allow the bus to remain idle until tSMBUS_RDY timing has been met. The operational levels (Vopp) for the external power supplies are detailed in Section 9.2, Operating Con- ditions**. FIGURE 9-4: RESET_N CONFIGURATION STRAP TIMING TABLE 9-6: RESET_N CONFIGURATION STRAP TIMING Symbol Description Min Typ Max Units trstia RESET_N input assertion time 5 s tcsh Configuration strap pins hold after RESET_N deassertion 1 ms Note: The clock input must be stable prior to RESET_N deassertion. Configuration strap latching and output drive timings shown assume that the Power-On reset has finished first otherwise the timings in Section 9.6.2, Power-On and Configuration Strap Timing apply. FIGURE 9-5: POWER-ON OR RESET TO SMBUS SLAVE READY TIMING TABLE 9-7: POWER-ON OR RESET TO SMBUS SLAVE READY TIMING Symbol Description Min Typ Max Units tSMBUS_RDY Power-on or RESET_N deassertion to SMBus ready 40 ms RESET_N Configuration Straps trstia tcsh All External Power Supplies & Reset Vopp SMBus SMBus commands accepted (if SMBus slave interface is enabled) SMBus interface not available (slave inter face will stretch clock if addressed) Power-on-Reset SOC_CFG STAGE |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |