USB7252P datasheet(36/64 Pages) MICROCHIP

36 / 64 page

USB7252P

DS00003561A-page 36



2018 - 2020 Microchip Technology Inc.

7.2

SMBus/I2C Master/Slave Interfaces

The device provides three independent SMBus/I2C controllers (Slave, Master, and Power Delivery Master) which can

be used to access internal device run time registers or program the internal OTP memory. The device contains two 128

byte buffers to enable simultaneous master/slave operation and to minimize firmware overhead in processed I2C pack-

ets. The I2C interfaces support 100KHz Standard-mode (Sm) and 400KHz Fast Mode (Fm) operation. Additionally, the

Power Delivery I2C interface (PD_I2C_CLK/PD_I2C_DATA) also supports the 1MHz Fast-mode Plus (Fm+) mode of

operation.

The SMBus/I2C interfaces are assigned to programmable pins (

PFx) and therefore the device must be programmed into

specific configurations to enable specific interfaces. Refer to Section 3.3.4, PF[31:2] Configuration (CFG_STRAP[2:1])

for additional information.

7.3

I2S Interface

The device provides an integrated I2S interface to facilitate the connection of digital audio devices. The I2S interface

conforms to the voltage, power, and timing characteristics/specifications as set forth in the I2S-Bus Specification, and

consists of the following signals:

•

I2S_SDI: Serial Data Input

•

I2S_SDO: Serial Data Output

•

I2S_SCK: Serial Clock

•

I2S_LRCK: Left/Right Clock (SS/FSYNC)

•

I2S_MCLK: Master Clock

•

MIC_DET: Microphone Plug Detect

Each audio connection is half-duplex, so

I2S_SDO exists only on the transmit side and I2S_SDI exists only on the

receive side of the interface. Some codecs refer to the Serial Clock (

I2S_SCK) as Baud/Bit Clock (BCLK). Also, the Left/

Right Clock is commonly referred to as LRC or LRCK. The I2S and other audio protocols refer to LRC as Word Select

(WS).

The following codec is supported by default:

• Analog Devices ADAU1961 (24-bit 96KHz)

The I2S interface is assigned to programmable pins (

PFx). Refer to Section 3.3.4, PF[31:2] Configuration

(CFG_STRAP[2:1]) for additional information.

7.3.1

MODES OF OPERATION

The USB audio class operates in three ways: Asynchronous, Synchronous and Adaptive. There are also multiple oper-

ating modes, such as hi-res, streaming, etc.. Typically for USB devices, inputs such as microphones are Asynchronous,

and output devices such as speakers are Adaptive. The hardware is set up to handle all three modes of operation. It is

recommended that the following configuration be used: Asynchronous IN; Adaptive OUT; 48Khz streaming mode; Two

channels: 16 bits per channel.

7.3.1.1

Asynchronous IN 48KHz Streaming

In this mode, the codec sampling clock is set to 48Khz based on the local oscillator. This clock is never changed. The

data from the codec is fed into the input FIFO. Since the sampling clock is asynchronous to the host clock, the amount

of data captured in every USB frame will vary. This issue is left for the host to handle. The input FIFO has two markers,

a low water mark (THRESHOLD_LOW_VAL), and a high water mark (THRESHOLD_HIGH_VAL). There are three reg-

Note:

For SMBus/I2C timing information, refer to Section 9.6.7, SMBus Timing and Section 9.6.8, I2C Timing.

Note:

For I2S timing information, refer to Section 9.6.9, I2S Timing. For detailed information on utilizing the I2S

interface, including support for other codecs, refer to the application note “USB7202/USB725x I2S Opera-

tion”, which can be found on the Microchip USB7252P product page at www.microchip.com/USB7252P.

USB7252P 数据表(PDF) 36 Page - Microchip Technology

USB7252P 数据表(HTML) 36 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载