数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADCA5191ACPZ-R7 数据表(PDF) 18 Page - Analog Devices

部件名 ADCA5191ACPZ-R7
功能描述  5 MHz to 1800 MHz Broadband CATV Amplifier
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADCA5191ACPZ-R7 数据表(HTML) 18 Page - Analog Devices

Back Button ADCA5191ACPZ-R7 Datasheet HTML 14Page - Analog Devices ADCA5191ACPZ-R7 Datasheet HTML 15Page - Analog Devices ADCA5191ACPZ-R7 Datasheet HTML 16Page - Analog Devices ADCA5191ACPZ-R7 Datasheet HTML 17Page - Analog Devices ADCA5191ACPZ-R7 Datasheet HTML 18Page - Analog Devices ADCA5191ACPZ-R7 Datasheet HTML 19Page - Analog Devices ADCA5191ACPZ-R7 Datasheet HTML 20Page - Analog Devices ADCA5191ACPZ-R7 Datasheet HTML 21Page - Analog Devices ADCA5191ACPZ-R7 Datasheet HTML 22Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 24 page
background image
Data Sheet
ADCA5191
APPLICATIONS INFORMATION
analog.com
Rev. 0 | 18 of 24
THERMAL CONSIDERATIONS
The ADCA5191 is packaged in a thermally efficient, 32-lead
LFCSP. The thermal resistance from junction to case, θJC , is
8.5°C/W, where the case is defined by the exposed pad on the
bottom of the package. For the best thermal performance, it is
recommended to add as many thermal vias as possible under the
exposed pad of the LFCSP and to fill these vias with a paste that
has high thermal conductivity. It is also recommended that the array
of vias under the ADCA5191 interface to an external heat sink such
as a pedestal on the system chassis.
SOLDERING INFORMATION AND
RECOMMENDED PCB LAND PATTERN
Figure 38 shows the recommended land pattern for the ADCA5191.
To minimize thermal impedance, the exposed pad on the 5 mm ×
5 mm LFCSP is soldered to a ground plane. To improve thermal
dissipation, 45 thermal vias are arranged in an array under the
exposed pad. The array consists of alternating rows of six vias and
seven vias, maximizing the number of vias within the area. The
area under the pad is also tied to ground on the bottom layer of the
PCB. If multiple ground layers exist, tie these layers together by the
vias. The external layer of the PCB must be a minimum of 1 oz.
copper. The minimum average plated hole wall thickness of the vias
must not be less than 0.001 inches, and it is recommended that the
vias be filled with a conductive paste, such as Tatsuta AE3030, and
plated over.
For further information on optimizing the thermal performance while
using the ADCA5191, refer to the AN-1604 Application Note, Ther-
mal Management Calculations for RF Amplifiers in LFCSP and
Flange Packages.
Figure 38. Recommended PCB Layout (Dimensions Shown in Inches)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com