ADP5589ACPZ-01-R7 datasheet(44/52 Pages) AD

44 / 52 page

ADP5589

Data Sheet

Rev. B | Page 44 of 52

Bits

Name

R/W

Description

[2: 0]

LOGIC2_SEL[2:0]

R/W

Configures the digital mux for Logic Block 2.

000 = off/disable.

001 = AND2.

010 = OR2.

011 = XOR2.

100 = FF2.

101 = IN_LA2.

110 = IN_LB2.

111 = IN_LC2.

LOGIC_FF_CFG Register 0x46

Table 78. LOGIC_FF_CFG Bit Descriptions

Bits

Name

R/W

Description

[7: 4]

R/W

Reserved.

FF2_SET

R/W

0 = FF2 not set in Logic Block 2.

1 = set FF2 in Logic Block 2.

FF2_CLR

R/W

0 = FF2 not cleared in Logic Block 2.

1 = clear FF2 in Logic Block 2.

FF1_SET

R/W

0 = FF1 not set in Logic Block 1.

1 = set FF1 in Logic Block 1.

FF1_CLR

R/W

0 = FF1 not cleared in Logic Block 1.

1 = clear FF1 in Logic Block 1.

LOGIC_INT_EVENT_EN Register 0x47

Table 79. LOGIC_INT_EVENT_EN Bit Descriptions

Bits

Name

R/W

Description

[7: 6]

R/W

Reserved.

LY2_DBNC_DIS

R/W

0 = output of Logic Block 2 is debounced before entering the event/interrupt block.

1 = output of Logic Block 2 is not debounced before entering the event/interrupt block. Use

with caution because glitches may generate interrupts prematurely.

LOGIC2_EVENT_EN

R/W

0 = LY2 cannot generate interrupt.

1 = allow LY2 activity to generate events on the FIFO.

LOGIC2_INT_LEVEL

R/W

Configure the logic level of LY2 that generates an interrupt.

0 = LY2 is active low.

1 = LY2 is active high.

LY1_DBNC_DIS

R/W

0 = output of Logic Block 1 is debounced before entering the event/interrupt block.

1 = output of Logic Block 1 is not debounced before entering the event/interrupt block. Use

with caution because glitches may generate interrupts prematurely.

LOGIC1_EVENT_EN

R/W

0 = LY1 cannot generate interrupt.

1 = allow LY1 activity to generate events on the FIFO.

LOGIC1_INT_LEVEL

R/W

Configure the logic level of LY1 that generates an interrupt.

0 = LY1 is active low.

1 = LY1 is active high.

POLL_TIME_CFG Register 0x48

Table 80. POLL_TIME_CFG Bit Descriptions

Bits

Name

R/W

Description

[7: 2]

Reserved.

[1: 0]

KEY_POLL_TIME[1:0]

R/W

Configure time between consecutive scan cycles.

00 = 10 ms.

01 = 20 ms.

10 = 30 ms.

11 = 40 ms.

ADP5589ACPZ-01-R7 数据表(PDF) 44 Page - Analog Devices

ADP5589ACPZ-01-R7 数据表(HTML) 44 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表下载

链接网址

ADP5589ACPZ-01-R7 数据表(PDF) 44 Page - Analog Devices

ADP5589ACPZ-01-R7 数据表(HTML) 44 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表 下载

链接网址

数据表下载