数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM6421...ALV 数据表(PDF) 136 Page - Texas Instruments

部件名 AM6421...ALV
功能描述  AM64x Sitara™ Processors
PDF  244 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

AM6421...ALV 数据表(HTML) 136 Page - Texas Instruments

Back Button AM6421...ALV Datasheet HTML 132Page - Texas Instruments AM6421...ALV Datasheet HTML 133Page - Texas Instruments AM6421...ALV Datasheet HTML 134Page - Texas Instruments AM6421...ALV Datasheet HTML 135Page - Texas Instruments AM6421...ALV Datasheet HTML 136Page - Texas Instruments AM6421...ALV Datasheet HTML 137Page - Texas Instruments AM6421...ALV Datasheet HTML 138Page - Texas Instruments AM6421...ALV Datasheet HTML 139Page - Texas Instruments AM6421...ALV Datasheet HTML 140Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 136 / 244 page
background image
Table 7-33. CPSW3G RGMII1 IOSETs (continued)
SIGNALS
IOSET1
IOSET2
BALL NAME
MUXMODE
BALL NAME
MUXMODE
RGMII1_RD0
PRG0_PRU1_GPO7
4
PRG1_PRU1_GPO5
4
RGMII1_RD1
PRG0_PRU1_GPO9
4
PRG1_PRU1_GPO8
4
RGMII1_RD2
PRG0_PRU1_GPO10
4
PRG1_PRU1_GPO18
4
RGMII1_RD3
PRG0_PRU1_GPO17
4
PRG1_PRU1_GPO19
4
7.10.5.2 DDRSS
For more details about features and additional description information on the device (LP)DDR4 Memory
Interface, see the corresponding subsections within Signal Descriptions and Detailed Description sections.
Table 7-34 and Figure 7-28 present switching characteristics for DDRSS.
Table 7-34. DDRSS Switching Characteristics
see Figure 7-28
NO.
PARAMETER
DDR TYPE
MIN
MAX
UNIT
1
tc(DDR_CKP/
DDR_CKN)
Cycle time, DDR_CKP and DDR_CKN
LPDDR4
1.25(1)
20
ns
DDR4
1.25(1)
1.6
ns
(1)
Minimum DDR clock Cycle time will be limited based on the specific memory type (vendor) used in a system and by PCB
implementation. Refer to AM64x\AM243x DDR Board Design and Layout Guidelines for the proper PCB implementation to achieve
maximum DDR frequency.
DDR0_CKP
1
DDR0_CKN
Figure 7-28. DDRSS Switching Characteristics
For more information, see DDR Subsystem (DDRSS) section in Memory Controllers chapter in the device TRM.
7.10.5.3 ECAP
Table 7-35, Table 7-36, Figure 7-29, Table 7-37, and Figure 7-30 present timing conditions, requirements, and
switching characteristics for ECAP.
Table 7-35. ECAP Timing Conditions
PARAMETER
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input slew rate
1
4
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
2
7
pF
AM6442, AM6441, AM6421, AM6412, AM6411
SPRSP56D – JANUARY 2021 – REVISED JULY 2022
www.ti.com
136
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: AM6442 AM6441 AM6421 AM6412 AM6411



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com