数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM6421...ALV 数据表(PDF) 206 Page - Texas Instruments

部件名 AM6421...ALV
功能描述  AM64x Sitara™ Processors
PDF  244 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

AM6421...ALV 数据表(HTML) 206 Page - Texas Instruments

Back Button AM6421...ALV Datasheet HTML 202Page - Texas Instruments AM6421...ALV Datasheet HTML 203Page - Texas Instruments AM6421...ALV Datasheet HTML 204Page - Texas Instruments AM6421...ALV Datasheet HTML 205Page - Texas Instruments AM6421...ALV Datasheet HTML 206Page - Texas Instruments AM6421...ALV Datasheet HTML 207Page - Texas Instruments AM6421...ALV Datasheet HTML 208Page - Texas Instruments AM6421...ALV Datasheet HTML 209Page - Texas Instruments AM6421...ALV Datasheet HTML 210Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 206 / 244 page
background image
MII_TX_CLK
PMIT2
PMIT3
PMIT1
Figure 7-110. PRU_ICSSG MII[x]_TX_CLK Timing
Table 7-135. PRU_ICSSG MII Switching Characteristics – MII[x]_TXD[3:0] and MII[x]_TX_EN
see Figure 7-111
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
PMIT4
td(TX_CLK-TXD)
Delay time, MII[x]_TX_CLK High to MII[x]_TXD[3:0] valid
10 Mbps
0
25
ns
td(TX_CLK-TX_EN)
Delay time, MII[x]_TX_CLK to MII[x]_TX_EN valid
0
25
ns
td(TX_CLK-TXD)
Delay time, MII[x]_TX_CLK High to MII[x]_TXD[3:0] valid
100
Mbps
0
25
ns
td(TX_CLK-TX_EN)
Delay time, MII[x]_TX_CLK to MII[x]_TX_EN valid
0
25
ns
PMIT4
MII_TX_CLK
MII_TXD[3:0], MII_TX_EN
Figure 7-111. PRU_ICSSG MII[x]_TXD[3:0], MII[x]_TX_EN Timing
7.10.5.16.6.3 PRU_ICSSG RGMII Timing
Table 7-136, Table 7-137, Table 7-138, Figure 7-112, Table 7-139, Table 7-140, and Figure 7-113 present timing
conditions, requirements, and switching characteristics for PRU_ICSSG RGMII.
Table 7-136. PRU_ICSSG RGMII Timing Conditions
PARAMETER
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input slew rate
VDD = 1.8V
1.44
5
V/ns
VDD = 3.3V
2.65
5
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
2
20
pF
PCB CONNECTIVITY REQUIREMENTS
td(Trace Mismatch
Delay)
Propagation delay mismatch across all traces
RGMII[x]_RXC,
RGMII[x]_RD[3:0],
RGMII[x]_RX_CTL
50
ps
RGMII[x]_TXC,
RGMII[x]_TD[3:0],
RGMII[x]_TX_CTL
50
ps
Table 7-137. PRU_ICSSG RGMII Timing Requirements – RGMII[x]_RXC
see Figure 7-112
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
RGMII1
tc(RXC)
Cycle time, RGMII[x]_RXC
10 Mbps
360
440
ns
100 Mbps
36
44
ns
1000 Mbps
7.2
8.8
ns
RGMII2
tw(RXCH)
Pulse duration, RGMII[x]_RXC high
10 Mbps
160
240
ns
100 Mbps
16
24
ns
1000 Mbps
3.6
4.4
ns
AM6442, AM6441, AM6421, AM6412, AM6411
SPRSP56D – JANUARY 2021 – REVISED JULY 2022
www.ti.com
206
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: AM6442 AM6441 AM6421 AM6412 AM6411



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com