VRD312 datasheet(39/416 Pages) MICROCHIP

部件名	VRD312

功能描述	16-Bit General Purpose Microcontrollers with 256-Kbyte Flash and 16-Kbyte RAM in Low Pin Count Packages

PDF	416 Pages

Scroll/Zoom	100%

制造商	MICROCHIP [Microchip Technology]

网页	http://www.microchip.com

标志

39 / 416 page

 2016-2018 Microchip Technology Inc.

DS30010118D-page 39

PIC24FJ256GA705 FAMILY

CORCON: CPU CORE CONTROL REGISTER

U-0

—

bit 15

bit 8

U-0

R/C-0

R/W-1

U-0

—

—IPL3(1)

PSV(2)

—

bit 7

bit 0

Legend:

C = Clearable bit

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

‘1’ = Bit is set

‘0’ = Bit is cleared

x = Bit is unknown

bit 15-4

Unimplemented: Read as ‘0’

bit 3

IPL3: CPU Interrupt Priority Level Status bit(1)

1 = CPU Interrupt Priority Level is greater than 7

0 = CPU Interrupt Priority Level is 7 or less

bit 2

PSV: Program Space Visibility (PSV) in Data Space Enable(2)

1 = Program space is visible in Data Space

0 = Program space is not visible in Data Space

bit 1-0

Unimplemented: Read as ‘0’

Note 1:

The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level;

see Register 3-1 for bit description.

If PSV = 0, any reads from data memory at 0x8000 and above will cause an address trap error instead of

reading from the PSV section of program memory. This bit is not individually addressable.

VRD312 数据表(PDF) 39 Page - Microchip Technology

VRD312 数据表(HTML) 39 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载