数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CC2400-RTR1 数据表(PDF) 69 Page - Texas Instruments

Click here to check the latest version.
部件名 CC2400-RTR1
功能描述  2.4 GHz Low-Power RF Transceiver
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

CC2400-RTR1 数据表(HTML) 69 Page - Texas Instruments

Back Button CC2400-RTR1 Datasheet HTML 65Page - Texas Instruments CC2400-RTR1 Datasheet HTML 66Page - Texas Instruments CC2400-RTR1 Datasheet HTML 67Page - Texas Instruments CC2400-RTR1 Datasheet HTML 68Page - Texas Instruments CC2400-RTR1 Datasheet HTML 69Page - Texas Instruments CC2400-RTR1 Datasheet HTML 70Page - Texas Instruments CC2400-RTR1 Datasheet HTML 71Page - Texas Instruments CC2400-RTR1 Datasheet HTML 72Page - Texas Instruments CC2400-RTR1 Datasheet HTML 73Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 84 page
background image
CC2400
SWRS042A
Page 69 of 83
AGCTST0 (0x17) - AGC Test Register 0
Bit
Field Name
Reset
R/W
Description
15:13
AGC_SETTLE_BLANK_DN[2:
0]
4
R/W
AGC blanking enable/limit for negative gain changes.
0: Disabled
1-7: Duration of blanking signal in 8 MHz clock cycles.
12:11
AGC_WIN_SIZE[1:0]
2
R/W
AGC window size.
10:7
AGC_SETTLE_PEAK[3:0]
2
R/W
AGC peak detectors settling period.
6:3
AGC_SETTLE_ADC[3:0]
2
R/W
AGC ADC settling period.
2:0
AGC_ATTEMPTS[2:0]
0
R/W
The maximum number of attempts to set the gain.
AGCTST1 (0x18) - AGC Test Register 1
Bit
Field Name
Reset
R/W
Description
15
-
0
W0
Reserved, write as 0.
14
AGC_VAR_GAIN_SAT
1
R/W
Chooses the gain reduction upon saturation of the variable
gain stage:
0: -1/-3 gain steps
1: -3/-5 gain steps
13:11
AGC_SETTLE_BLANK_UP
[2:0]
0
R/W
AGC blanking enable/limit for positive gain changes.
0: Disabled
1-7: Duration of blanking signal in 8 MHz clock cycles.
10
PEAKDET_CUR_BOOST
0
R/W
Doubles the bias current in the peak-detectors in-between the
VGA stages when set.
9:6
AGC_MULT_SLOW[3:0]
0
R/W
AGC timing multiplier, slow mode.
5:2
AGC_SETTLE_FIXED[3:0]
4
R/W
AGC settling period, fixed gain step.
1:0
AGC_SETTLE_VAR[1:0]
0
R/W
AGC settling period, variable gain step.
AGCTST2 (0x19) - AGC Test Register 1
Bit
Field Name
Reset
R/W
Description
15:14
-
0
W0
Reserved, write as 0.
13:12
AGC_BACKEND_BLANKING
[1:0]
0
R/W
AGC blanking makes sure that the modem locks its bit
synchronization and centre frequency estimator when the AGC
changes the gain.
0: Disabled
1-3: Fixed/variable enable
11:9
AGC_ADJUST_M3DB[2:0]
0
R/W
AGC parameter -3 dB.
8:6
AGC_ADJUST_M1DB[2:0]
0
R/W
AGC parameter -1 dB.
5:3
AGC_ADJUST_P3DB[2:0]
0
R/W
AGC parameter +3 dB.
2:0
AGC_ADJUST_P1DB[2:0]
0
R/W
AGC parameter +1 dB.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com