数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PI7C9X760ACLEX 数据表(PDF) 35 Page - Diodes Incorporated

部件名 PI7C9X760ACLEX
功能描述  I2C-bus/SPI to UART Bridge Controller w/ 64 bytes of TX/RX FIFOs
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  DIODES [Diodes Incorporated]
网页  http://www.diodes.com
标志 DIODES - Diodes Incorporated

PI7C9X760ACLEX 数据表(HTML) 35 Page - Diodes Incorporated

Back Button PI7C9X760ACLEX Datasheet HTML 31Page - Diodes Incorporated PI7C9X760ACLEX Datasheet HTML 32Page - Diodes Incorporated PI7C9X760ACLEX Datasheet HTML 33Page - Diodes Incorporated PI7C9X760ACLEX Datasheet HTML 34Page - Diodes Incorporated PI7C9X760ACLEX Datasheet HTML 35Page - Diodes Incorporated PI7C9X760ACLEX Datasheet HTML 36Page - Diodes Incorporated PI7C9X760ACLEX Datasheet HTML 37Page - Diodes Incorporated PI7C9X760ACLEX Datasheet HTML 38Page - Diodes Incorporated PI7C9X760ACLEX Datasheet HTML 39Page - Diodes Incorporated Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 53 page
background image
35
www.diodes.com
April 2019
Diodes Incorporated
PI7C9X760
Document Number DS40305 Rev 6-2
A product Line of
Diodes Incorporated
PI7C9X760
Offset 06H: Transmitter FIFO Data counter Register (TFD). Accessible when LCR=0xBF and SFR[2]=1. De-
fault=00
Bit
Type
Description
[7:0]
RO
Indicated the amount of data in TX FIFO
Offset 07H: Special Function Register(SFR). Accessible when LCR=0xBF and SFREN==0x5A. Default=00
Bit
Type
Description
7
RW
If set, Crystal feedback resistor disable
6
RW
RFD/LSR counter select
0 = Receive FIFO Data Counter is selected
1 = Line Status Error Counter is selected
5
RW
Reserved
4
RW
Registers burst R/W enable if set
3
RW
Enable the loopback from RX to TX internally
2
RW
Special Register Access Enable when set, registers(CPR,ISCR,TIDLE,TRCTL) are accessible.
1
RW
Auto DSR and DTR Flow Control enable
0 = Auto DSR and DTR Flow Control is disabled
1 = Auto DSR and DTR Flow Control is enabled
0
RW
If set, forces transmitter to always to transmit data
Offset 08H: Transmit Idle Time Count Register (TIDLE). Accessible when LCR=0xBF and SFR[2]=1. Default=00
Bit
Type
Description
[7:0]
RW
Transmit Idle Time control.
Offset 09H: TX/RX Control Register (SCR/TRCTL). Accessible when LCR=0xBF and SFR[2]=1. Default=06
Bit
Type
Description
[7:4]
RW
SCR - Sample Clock value used in the Baud Rate Generator.
Baud Rate = XIN / (DL * 2 ** (M+2*MCR[7]-1) * (16-SCR+N))
3
RW
Transmit In-band Xon enable
2
RW
TX Empty Interrupt enable
1
RW
RX Timeout enable
0
RW
TX Idle insertion enable
Configuration Registers cont..
Note: When IrDA mode is enabled, the setting in register SCR(bit 7-3 of 09H) and N(bit 3-0 of CPR should meet: SCR=N or (16-SCR+N) > 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com