STMPE812 datasheet(8/51 Pages) STMICROELECTRONICS

8 / 51 page

I2C interface

STMPE812

8/51

Doc ID 17732 Rev 3

2.1

I2C features

The features that are supported by the I2C interface are listed below:

●

I2C slave device

●

Operates at VCC (1.65 V - 3.6 V)

●

Compliant to Philips I2C specification version 2.1

●

Supports standard (up to 100 Kbps) and fast (up to 400 Kbps) modes

●

I2C address in 0x41 (0x82/83 including Rd/Wr bit)

Start condition

A Start condition is identified by a falling edge of SDATA while SCLK is stable at high state.

A Start condition must precede any data/command transfer. The device continuously

monitors for a Start condition and does not respond to any transaction unless one is

encountered.

Stop condition

A Stop condition is identified by a rising edge of SDATA while SCLK is stable at high state. A

Stop condition terminates communication between the slave device and the bus master. A

read command that is followed by NoAck can be followed by a Stop condition to force the

slave device into idle mode. When the slave device is in idle mode, it is ready to receive the

next I2C transaction. A Stop condition at the end of a write command stops the write

operation to registers.

Acknowledge bit

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter

releases the SDATA after sending eight bits of data. During the ninth bit, the receiver pulls

the SDATA low to acknowledge the receipt of the eight bits of data. The receiver may leave

the SDATA in high state if it does not acknowledge the receipt of the data.

2.2

Data input

The device samples the data input on SDATA on the rising edge of the SCLK. The SDATA

signal must be stable during the rising edge of SCLK and the SDATA signal must change

only when SCLK is driven low.

Table 4.

Operating modes

Mode

Byte

Programming sequence

Read

≥1

Start, Device address, R/W = 0, Register address to be read

Restart, Device address, R/W = 1, Data Read, Stop

If no Stop is issued, the Data Read can be continuously performed. If

the register address falls within the range that allows an address auto-

increment, then the register address auto-increments internally after

every byte of data being read. For register address that falls within a

non-incremental address range, the address is kept static throughout

the entire read operations. Refer to the memory map table for the

address ranges that are auto and non-increment.

Obsolete

Product(s)

- Obsolete

Product(s)

STMPE812 数据表(PDF) 8 Page - STMicroelectronics

STMPE812 数据表(HTML) 8 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

数据表下载