数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DR127-101-R 数据表(PDF) 33 Page - Skyworks Solutions Inc.

部件名 DR127-101-R
功能描述  PROSLIC® SINGLE-CHIP FXS SOLUTION WITH INTEGRATED SERIAL INTERFACE (ISI)
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SKYWORKS [Skyworks Solutions Inc.]
网页  http://www.skyworksinc.com
标志 SKYWORKS - Skyworks Solutions Inc.

DR127-101-R 数据表(HTML) 33 Page - Skyworks Solutions Inc.

Back Button DR127-101-R Datasheet HTML 29Page - Skyworks Solutions Inc. DR127-101-R Datasheet HTML 30Page - Skyworks Solutions Inc. DR127-101-R Datasheet HTML 31Page - Skyworks Solutions Inc. DR127-101-R Datasheet HTML 32Page - Skyworks Solutions Inc. DR127-101-R Datasheet HTML 33Page - Skyworks Solutions Inc. DR127-101-R Datasheet HTML 34Page - Skyworks Solutions Inc. DR127-101-R Datasheet HTML 35Page - Skyworks Solutions Inc. DR127-101-R Datasheet HTML 36Page - Skyworks Solutions Inc. DR127-101-R Datasheet HTML 37Page - Skyworks Solutions Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 46 page
background image
Si32172/3/5
Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com
33
Rev. 1.0 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • August 31, 2021
7. System Interfaces
7.1. Integrated Serial Interface
The Si32266/7/8/9 devices' integrated serial interface (ISI) is a three-wire proprietary interface which serializes SPI
and PCM communications and interrupts, reducing the SoC interface from nine wires to three (PSCLK, MISO,
MOSI). SPI communications and PCM data transfers are embedded in the serial data. The host side of the ISI is
integrated onto selected SoCs from several vendors.
ISI is a point to point interface, it is not possible to daisy chain more than one ISI ProSLIC device.
Both µ-255 Law (µ-Law) and A-law companding formats are supported in addition to 16-bit linear data mode with
no companding.
7.2. Input/Output Voltage Selection
Revision C devices have the ability to gluelessly interface directly to 1.8 V devices via the ISI and RST pins
(PSCLK, MISO, MOSI, RST). The I/O voltage selection is made by attaching the desired voltage (3.3 V or 1.8 V) to
the VDDIO pin (pin 1).
To avoid power supply sequencing issues, VDDIO should be connected to the same supply as VDD in 3.3 V
interface designs and VDDIO should be connected to VDDREG in 1.8 V interface designs.
Other voltages between 1.8 V and 3.3 V can also be used for VDDIO (for example 2.5 V), but steps must be taken
to ensure that the VDDIO supply comes up after the VDD supply if VDDIO is not connected to VDD or VDDREG.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com