数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

TDA4VE...ALZQ1 数据表(PDF) 102 Page - Texas Instruments

部件名 TDA4VE...ALZQ1
功能描述  TDA4VE TDA4AL TDA4VL Jacinto™ Processors, Silicon Revision 1.0
PDF  251 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TDA4VE...ALZQ1 数据表(HTML) 102 Page - Texas Instruments

Back Button TDA4VE...ALZQ1 Datasheet HTML 98Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 99Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 100Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 101Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 102Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 103Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 104Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 105Page - Texas Instruments TDA4VE...ALZQ1 Datasheet HTML 106Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 251 page
background image
7.3 Recommended Operating Conditions (continued)
over operating free-air temperature range (unless otherwise noted)
SUPPLY NAME(2)
DESCRIPTION
MIN(1)
NOM
MAX(1)
UNIT
VDDA_1P8_MLB
MLB IO supply (6-pin interface)
1.71
1.8
1.89
V
VDDA_TEMP_0
Analog supply for temperature sensor 0
1.71
1.8
1.89
V
VDDA_TEMP_1
Analog supply for temperature sensor 1
1.71
1.8
1.89
V
VDDA_TEMP_2
Analog supply for temperature sensor 2
1.71
1.8
1.89
V
VDDA_TEMP_3
Analog supply for temperature sensor 3
1.71
1.8
1.89
V
VDDA_TEMP_4
Analog supply for temperature sensor 4
1.71
1.8
1.89
V
VDDA_OSC1
Analog supply for HFOSC1
1.71
1.8
1.89
V
VDDA_*
Peak to Peak Noise for all VDDA inputs
25
mV
VDDS_DDR
(3)
DDR inteface power supply
1.06
1.1
1.15
V
VDDS_DDR_C0
IO power for DDR0 Memory Clock Bit (MCB) macro
1.06
1.1
1.15
V
VDDS_DDR_C1
IO power for DDR1 Memory Clock Bit (MCB) macro
1.06
1.1
1.15
V
VDDS_MMC0
MMC0 IO supply
1.71
1.8
1.89
V
VDDSHV0
IO supply for main domain
general
1.8-V operation
1.71
1.8
1.89
V
3.3-V operation
3.14
3.3
3.46
V
VDDSHV0_MCU
IO supply MCUSS general IO
group, and MCU and Main
domain warm reset pins
1.8-V operation
1.71
1.8
1.89
V
3.3-V operation
3.14
3.3
3.46
V
VDDSHV1_MCU(6)
IO supply for MCUSS IO group 1 1.8-V operation
1.71
1.8
1.89
V
3.3-V operation
3.14
3.3
3.46
V
VDDSHV2
IO supply for main domain IO
group 2
1.8-V operation
1.71
1.8
1.89
V
3.3-V operation
3.14
3.3
3.46
V
VDDSHV2_MCU
IO supply for MCUSS IO group 2 1.8-V operation
1.71
1.8
1.89
V
3.3-V operation
3.14
3.3
3.46
V
VDDSHV5
IO supply for main domain IO
group 5
1.8-V operation
1.71
1.8
1.89
V
3.3-V operation
3.14
3.3
3.46
V
USB0_VBUS
Voltage range for USB VBUS comparator input
0
See (7)
3.46
V
USB0_ID
Voltage range for the USB ID input
See (4)
V
VSS
Ground
0
V
TJ
Operating junction temperature
range
Automotive
-40
125
°C
Extended
-40
105
°C
Commercial
0
90
°C
(1)
The voltage at the device ball must never be below the MIN voltage or above the MAX voltage for any amount of time. This
requirement includes dynamic voltage events such as AC ripple, voltage transients, voltage dips, and so forth.
(2)
Refer to Power-On-Hour (POH) Limits for limitations.
(3)
VDDS_DDR is required to still be powered with LPDDR4 voltage ranges, even If DDR interface is unused.
(4)
This terminal is connected to analog circuits in the respective USB PHY. The circuit sources a known current while measuring the
voltage to determine if the terminal is connected to VSS with a resistance less than 10 Ω or greater than 100 kΩ. The terminal should
be connected to ground for USB host operation or open-circuit for USB peripheral operation, and should never be connected to any
external voltage source.
(5)
The AVS Voltages are device-dependent, voltage domain-dependent, and OPP-dependent. They must be read from the
VTM_DEVINFO_VDn. For information about VTM_DEVINFO_VDn Registers address, please refer to Voltage and Thermal Manager
section in the device TRM. The power supply should be adjustable over the ranges shown in the VDD_CPU AVS Range entry.
(6)
When DDR1 is used concurrently with either OSPI0 or Hyperbus, VDDSHV1_MCU is limited to 1.8V (3.3V mode not supported if
DDR1 is used in the system.)
(7)
An external resistor divider is required to limit the voltage applied to this device pin. For more information, see USB VBUS Design
Guidelines.
TDA4VE-Q1, TDA4AL-Q1, TDA4VL-Q1
SPRSP62 – DECEMBER 2022
www.ti.com
102
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TDA4VE-Q1 TDA4AL-Q1 TDA4VL-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com